1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/lib/CodeGen/SelectionDAG
2009-07-09 17:57:24 +00:00
..
CallingConvLower.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
CMakeLists.txt CMake build fixes, from Xerxes Ranby 2009-07-02 18:53:52 +00:00
DAGCombiner.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
FastISel.cpp Simplify debug info intrisinc lowering. 2009-07-02 22:43:26 +00:00
LegalizeDAG.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
LegalizeFloatTypes.cpp Remove trailing whitespace. Reorder some methods 2009-07-08 11:36:39 +00:00
LegalizeIntegerTypes.cpp Remove trailing whitespace. Reorder some methods 2009-07-08 11:36:39 +00:00
LegalizeTypes.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
LegalizeTypes.h Nowadays vectors are only split if they have an even 2009-07-08 21:34:03 +00:00
LegalizeTypesGeneric.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
LegalizeVectorOps.cpp Make SINT_TO_FP/UINT_TO_FP vector legalization queries query on the 2009-06-06 03:27:50 +00:00
LegalizeVectorTypes.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
Makefile remove dead makefile flags. 2009-06-24 05:29:56 +00:00
ScheduleDAGFast.cpp Instead of passing in an unsigned value for the optimization level, use an enum, 2009-04-29 23:29:43 +00:00
ScheduleDAGList.cpp Instead of passing in an unsigned value for the optimization level, use an enum, 2009-04-29 23:29:43 +00:00
ScheduleDAGRRList.cpp Instead of passing in an unsigned value for the optimization level, use an enum, 2009-04-29 23:29:43 +00:00
ScheduleDAGSDNodes.cpp Revert 72707 and 72709, for the moment. 2009-06-02 03:12:52 +00:00
ScheduleDAGSDNodes.h Rename COPY_TO_SUBCLASS to COPY_TO_REGCLASS, and generalize 2009-04-13 21:06:25 +00:00
ScheduleDAGSDNodesEmit.cpp Add a bit IsUndef to MachineOperand. This indicates the def / use register operand is defined by an implicit_def. That means it can def / use any register and passes (e.g. register scavenger) can feel free to ignore them. 2009-06-30 08:49:04 +00:00
SelectionDAG.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
SelectionDAGBuild.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
SelectionDAGBuild.h Remove the vicmp and vfcmp instructions. Because we never had a release with 2009-07-08 03:04:38 +00:00
SelectionDAGISel.cpp Thread LLVMContext through MVT and related parts of SDISel. 2009-07-09 17:57:24 +00:00
SelectionDAGPrinter.cpp implement DOTGraphTraits<SelectionDAG*>::getNodeLabel in terms of 2009-06-26 19:06:10 +00:00
TargetLowering.cpp Operand of asm("call") (the callee function) is represented 2009-07-07 23:26:33 +00:00