mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-31 16:02:52 +01:00
132 lines
3.9 KiB
LLVM
132 lines
3.9 KiB
LLVM
; RUN: llc < %s -march=arm -mattr=+neon | FileCheck %s
|
|
|
|
define <8 x i8> @vabss8(<8 x i8>* %A) nounwind {
|
|
;CHECK: vabss8:
|
|
;CHECK: vabs.s8
|
|
%tmp1 = load <8 x i8>* %A
|
|
%tmp2 = call <8 x i8> @llvm.arm.neon.vabs.v8i8(<8 x i8> %tmp1)
|
|
ret <8 x i8> %tmp2
|
|
}
|
|
|
|
define <4 x i16> @vabss16(<4 x i16>* %A) nounwind {
|
|
;CHECK: vabss16:
|
|
;CHECK: vabs.s16
|
|
%tmp1 = load <4 x i16>* %A
|
|
%tmp2 = call <4 x i16> @llvm.arm.neon.vabs.v4i16(<4 x i16> %tmp1)
|
|
ret <4 x i16> %tmp2
|
|
}
|
|
|
|
define <2 x i32> @vabss32(<2 x i32>* %A) nounwind {
|
|
;CHECK: vabss32:
|
|
;CHECK: vabs.s32
|
|
%tmp1 = load <2 x i32>* %A
|
|
%tmp2 = call <2 x i32> @llvm.arm.neon.vabs.v2i32(<2 x i32> %tmp1)
|
|
ret <2 x i32> %tmp2
|
|
}
|
|
|
|
define <2 x float> @vabsf32(<2 x float>* %A) nounwind {
|
|
;CHECK: vabsf32:
|
|
;CHECK: vabs.f32
|
|
%tmp1 = load <2 x float>* %A
|
|
%tmp2 = call <2 x float> @llvm.arm.neon.vabs.v2f32(<2 x float> %tmp1)
|
|
ret <2 x float> %tmp2
|
|
}
|
|
|
|
define <16 x i8> @vabsQs8(<16 x i8>* %A) nounwind {
|
|
;CHECK: vabsQs8:
|
|
;CHECK: vabs.s8
|
|
%tmp1 = load <16 x i8>* %A
|
|
%tmp2 = call <16 x i8> @llvm.arm.neon.vabs.v16i8(<16 x i8> %tmp1)
|
|
ret <16 x i8> %tmp2
|
|
}
|
|
|
|
define <8 x i16> @vabsQs16(<8 x i16>* %A) nounwind {
|
|
;CHECK: vabsQs16:
|
|
;CHECK: vabs.s16
|
|
%tmp1 = load <8 x i16>* %A
|
|
%tmp2 = call <8 x i16> @llvm.arm.neon.vabs.v8i16(<8 x i16> %tmp1)
|
|
ret <8 x i16> %tmp2
|
|
}
|
|
|
|
define <4 x i32> @vabsQs32(<4 x i32>* %A) nounwind {
|
|
;CHECK: vabsQs32:
|
|
;CHECK: vabs.s32
|
|
%tmp1 = load <4 x i32>* %A
|
|
%tmp2 = call <4 x i32> @llvm.arm.neon.vabs.v4i32(<4 x i32> %tmp1)
|
|
ret <4 x i32> %tmp2
|
|
}
|
|
|
|
define <4 x float> @vabsQf32(<4 x float>* %A) nounwind {
|
|
;CHECK: vabsQf32:
|
|
;CHECK: vabs.f32
|
|
%tmp1 = load <4 x float>* %A
|
|
%tmp2 = call <4 x float> @llvm.arm.neon.vabs.v4f32(<4 x float> %tmp1)
|
|
ret <4 x float> %tmp2
|
|
}
|
|
|
|
declare <8 x i8> @llvm.arm.neon.vabs.v8i8(<8 x i8>) nounwind readnone
|
|
declare <4 x i16> @llvm.arm.neon.vabs.v4i16(<4 x i16>) nounwind readnone
|
|
declare <2 x i32> @llvm.arm.neon.vabs.v2i32(<2 x i32>) nounwind readnone
|
|
declare <2 x float> @llvm.arm.neon.vabs.v2f32(<2 x float>) nounwind readnone
|
|
|
|
declare <16 x i8> @llvm.arm.neon.vabs.v16i8(<16 x i8>) nounwind readnone
|
|
declare <8 x i16> @llvm.arm.neon.vabs.v8i16(<8 x i16>) nounwind readnone
|
|
declare <4 x i32> @llvm.arm.neon.vabs.v4i32(<4 x i32>) nounwind readnone
|
|
declare <4 x float> @llvm.arm.neon.vabs.v4f32(<4 x float>) nounwind readnone
|
|
|
|
define <8 x i8> @vqabss8(<8 x i8>* %A) nounwind {
|
|
;CHECK: vqabss8:
|
|
;CHECK: vqabs.s8
|
|
%tmp1 = load <8 x i8>* %A
|
|
%tmp2 = call <8 x i8> @llvm.arm.neon.vqabs.v8i8(<8 x i8> %tmp1)
|
|
ret <8 x i8> %tmp2
|
|
}
|
|
|
|
define <4 x i16> @vqabss16(<4 x i16>* %A) nounwind {
|
|
;CHECK: vqabss16:
|
|
;CHECK: vqabs.s16
|
|
%tmp1 = load <4 x i16>* %A
|
|
%tmp2 = call <4 x i16> @llvm.arm.neon.vqabs.v4i16(<4 x i16> %tmp1)
|
|
ret <4 x i16> %tmp2
|
|
}
|
|
|
|
define <2 x i32> @vqabss32(<2 x i32>* %A) nounwind {
|
|
;CHECK: vqabss32:
|
|
;CHECK: vqabs.s32
|
|
%tmp1 = load <2 x i32>* %A
|
|
%tmp2 = call <2 x i32> @llvm.arm.neon.vqabs.v2i32(<2 x i32> %tmp1)
|
|
ret <2 x i32> %tmp2
|
|
}
|
|
|
|
define <16 x i8> @vqabsQs8(<16 x i8>* %A) nounwind {
|
|
;CHECK: vqabsQs8:
|
|
;CHECK: vqabs.s8
|
|
%tmp1 = load <16 x i8>* %A
|
|
%tmp2 = call <16 x i8> @llvm.arm.neon.vqabs.v16i8(<16 x i8> %tmp1)
|
|
ret <16 x i8> %tmp2
|
|
}
|
|
|
|
define <8 x i16> @vqabsQs16(<8 x i16>* %A) nounwind {
|
|
;CHECK: vqabsQs16:
|
|
;CHECK: vqabs.s16
|
|
%tmp1 = load <8 x i16>* %A
|
|
%tmp2 = call <8 x i16> @llvm.arm.neon.vqabs.v8i16(<8 x i16> %tmp1)
|
|
ret <8 x i16> %tmp2
|
|
}
|
|
|
|
define <4 x i32> @vqabsQs32(<4 x i32>* %A) nounwind {
|
|
;CHECK: vqabsQs32:
|
|
;CHECK: vqabs.s32
|
|
%tmp1 = load <4 x i32>* %A
|
|
%tmp2 = call <4 x i32> @llvm.arm.neon.vqabs.v4i32(<4 x i32> %tmp1)
|
|
ret <4 x i32> %tmp2
|
|
}
|
|
|
|
declare <8 x i8> @llvm.arm.neon.vqabs.v8i8(<8 x i8>) nounwind readnone
|
|
declare <4 x i16> @llvm.arm.neon.vqabs.v4i16(<4 x i16>) nounwind readnone
|
|
declare <2 x i32> @llvm.arm.neon.vqabs.v2i32(<2 x i32>) nounwind readnone
|
|
|
|
declare <16 x i8> @llvm.arm.neon.vqabs.v16i8(<16 x i8>) nounwind readnone
|
|
declare <8 x i16> @llvm.arm.neon.vqabs.v8i16(<8 x i16>) nounwind readnone
|
|
declare <4 x i32> @llvm.arm.neon.vqabs.v4i32(<4 x i32>) nounwind readnone
|