1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
llvm-mirror/lib/MC
Andrea Di Biagio 053618b18b [MC] Moved all the remaining logic that computed instruction latency and reciprocal throughput from TargetSchedModel to MCSchedModel.
TargetSchedModel now always delegates to MCSchedModel the computation of
instruction latency and reciprocal throughput.
No functional change intended.

llvm-svn: 330099
2018-04-15 17:32:17 +00:00
..
MCDisassembler
MCParser [DWARFv5] Fuss with asm syntax for conveying MD5 checksum. 2018-04-11 15:14:05 +00:00
CMakeLists.txt
ConstantPools.cpp
ELFObjectWriter.cpp
LLVMBuild.txt Add a build dependency from libMC to libDebugInfoCodeView to match the reality of header dependencies here 2018-03-26 23:48:52 +00:00
MachObjectWriter.cpp [MC] Change std::sort to llvm::sort in response to r327219 2018-04-13 19:47:01 +00:00
MCAsmBackend.cpp
MCAsmInfo.cpp [DEBUGINFO] Add option that allows to disable emission of flags in .loc directives. 2018-04-03 17:28:55 +00:00
MCAsmInfoCOFF.cpp
MCAsmInfoDarwin.cpp
MCAsmInfoELF.cpp
MCAsmInfoWasm.cpp
MCAsmMacro.cpp
MCAsmStreamer.cpp [DWARFv5] Fuss with asm syntax for conveying MD5 checksum. 2018-04-11 15:14:05 +00:00
MCAssembler.cpp
MCCodeEmitter.cpp
MCCodePadder.cpp
MCCodeView.cpp
MCContext.cpp
MCDwarf.cpp Reapply "[DWARFv5] Emit file 0 to the line table." 2018-03-29 17:16:41 +00:00
MCELFObjectTargetWriter.cpp
MCELFStreamer.cpp
MCExpr.cpp [WebAssembly] Added initial AsmParser implementation. 2018-03-20 20:06:35 +00:00
MCFragment.cpp
MCInst.cpp [RISCV] Tablegen-driven Instruction Compression. 2018-04-06 21:07:05 +00:00
MCInstPrinter.cpp
MCInstrAnalysis.cpp
MCInstrDesc.cpp
MCLabel.cpp
MCLinkerOptimizationHint.cpp
MCMachObjectTargetWriter.cpp
MCMachOStreamer.cpp
MCNullStreamer.cpp
MCObjectFileInfo.cpp [MachO] Emit Weak ReadOnlyWithRel to ConstDataSection 2018-04-10 20:16:35 +00:00
MCObjectStreamer.cpp Re-land r327620 "[CodeView] Initial support for emitting S_BLOCK32 symbols for lexical scopes" 2018-03-15 21:24:04 +00:00
MCObjectWriter.cpp
MCRegisterInfo.cpp
MCSchedule.cpp [MC] Moved all the remaining logic that computed instruction latency and reciprocal throughput from TargetSchedModel to MCSchedModel. 2018-04-15 17:32:17 +00:00
MCSection.cpp
MCSectionCOFF.cpp
MCSectionELF.cpp
MCSectionMachO.cpp
MCSectionWasm.cpp
MCStreamer.cpp Reapply "[DWARFv5] Emit file 0 to the line table." 2018-03-29 17:16:41 +00:00
MCSubtargetInfo.cpp [MC] fix documentation comments; NFC 2018-03-22 15:23:21 +00:00
MCSymbol.cpp
MCSymbolELF.cpp
MCTargetOptions.cpp
MCValue.cpp
MCWasmObjectTargetWriter.cpp
MCWasmStreamer.cpp
MCWin64EH.cpp
MCWinCOFFStreamer.cpp
MCWinEH.cpp
StringTableBuilder.cpp
SubtargetFeature.cpp
WasmObjectWriter.cpp [WebAssembly] Allow for the creation of user-defined custom sections 2018-04-05 17:01:39 +00:00
WinCOFFObjectWriter.cpp [MC] Change std::sort to llvm::sort in response to r327219 2018-04-13 19:47:01 +00:00