1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/CodeGen/MSP430
Nirav Dave 3633380341 Elide stores which are overwritten without being observed.
Summary:
In SelectionDAG, when a store is immediately chained to another store
to the same address, elide the first store as it has no observable
effects. This is causes small improvements dealing with intrinsics
lowered to stores.

Test notes:

* Many testcases overwrite store addresses multiple times and needed
  minor changes, mainly making stores volatile to prevent the
  optimization from optimizing the test away.

* Many X86 test cases optimized out instructions associated with
  associated with va_start.

* Note that test_splat in CodeGen/AArch64/misched-stp.ll no longer has
  dependencies to check and can probably be removed and potentially
  replaced with another test.

Reviewers: rnk, john.brawn

Subscribers: aemerson, rengolin, qcolombet, jyknight, nemanjai, nhaehnle, javed.absar, llvm-commits

Differential Revision: https://reviews.llvm.org/D33206

llvm-svn: 303198
2017-05-16 19:43:56 +00:00
..
2009-05-10-CyclicDAG.ll
2009-05-17-Rot.ll
2009-05-17-Shift.ll
2009-05-19-DoubleSplit.ll
2009-08-25-DynamicStackAlloc.ll
2009-09-18-AbsoluteAddr.ll
2009-10-10-OrImpDef.ll
2009-11-08-InvalidResNo.ll
2009-11-20-NewNode.ll
2009-12-21-FrameAddr.ll
2009-12-22-InlineAsm.ll
2010-05-01-CombinerAnd.ll
AddrMode-bis-rx.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
AddrMode-bis-xr.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
AddrMode-mov-rx.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
AddrMode-mov-xr.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
asm-clobbers.ll
bit.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
BranchSelector.ll
byval.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
cc_args.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
cc_ret.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
DbgValueOtherTargets.test
flt_rounds.ll
fp.ll
hwmult16.ll [MSP430] Generate EABI-compliant libcalls 2017-05-11 19:56:14 +00:00
hwmult32.ll [MSP430] Generate EABI-compliant libcalls 2017-05-11 19:56:14 +00:00
hwmultf5.ll [MSP430] Generate EABI-compliant libcalls 2017-05-11 19:56:14 +00:00
indirectbr2.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
indirectbr.ll
inline-asm.ll
Inst8mi.ll
Inst8mm.ll
Inst8mr.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
Inst8ri.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
Inst8rm.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
Inst8rr.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
Inst16mi.ll
Inst16mm.ll In visitSTORE, always use FindBetterChain, rather than only when UseAA is enabled. 2017-03-14 00:34:14 +00:00
Inst16mr.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
Inst16ri.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
Inst16rm.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
Inst16rr.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
jumptable.ll [MSP430] Generate EABI-compliant libcalls 2017-05-11 19:56:14 +00:00
libcalls.ll [MSP430] Generate EABI-compliant libcalls 2017-05-11 19:56:14 +00:00
lit.local.cfg
memset.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
misched-msp430.ll
mult-alt-generic-msp430.ll
postinc.ll
promote-i8-mul.ll [MSP430] Generate EABI-compliant libcalls 2017-05-11 19:56:14 +00:00
select-use-sr.ll [MSP430] Fix PR32769: Select8 and Select16 need to have SR in Uses. 2017-04-26 00:33:59 +00:00
setcc.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
shifts.ll
spill-to-stack.ll
struct-return.ll [MSP430] Add SRet support to MSP430 target 2017-03-02 20:25:10 +00:00
transient-stack-alignment.ll
umulo-16.ll
vararg.ll Elide stores which are overwritten without being observed. 2017-05-16 19:43:56 +00:00