mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
563a9ce27a
Tablegen's DAGISelMatcher emits integers in a VBR format, so if an integer is below 128 it can fit into a single byte, otherwise high bit is set, next byte is used etc. MatcherTable is essentially an unsigned char table. When SelectionDAGISel parses the table it does a reverse translation. In a situation when numeric value of an integer to emit is unknown it can be emitted not as OPC_EmitInteger but as OPC_EmitStringInteger using a symbolic name of the value. In this situation the value should not exceed 127. One of the situations when OPC_EmitStringInteger is used is if we need to emit a subreg into a matcher table. However, number of subregs can exceed 127. Currently last defined subreg for AMDGPU is 192. That results in a silent bug in the ISel with matcher reading from an invalid offset. Fixed this bug to emit actual VBR encoded value for a subregs which value exceeds 127. Differential Revision: https://reviews.llvm.org/D74368 |
||
|---|---|---|
| .. | ||
| GlobalISel | ||
| AsmMatcherEmitter.cpp | ||
| AsmWriterEmitter.cpp | ||
| AsmWriterInst.cpp | ||
| AsmWriterInst.h | ||
| Attributes.cpp | ||
| CallingConvEmitter.cpp | ||
| CMakeLists.txt | ||
| CodeEmitterGen.cpp | ||
| CodeGenDAGPatterns.cpp | ||
| CodeGenDAGPatterns.h | ||
| CodeGenHwModes.cpp | ||
| CodeGenHwModes.h | ||
| CodeGenInstruction.cpp | ||
| CodeGenInstruction.h | ||
| CodeGenIntrinsics.h | ||
| CodeGenMapTable.cpp | ||
| CodeGenRegisters.cpp | ||
| CodeGenRegisters.h | ||
| CodeGenSchedule.cpp | ||
| CodeGenSchedule.h | ||
| CodeGenTarget.cpp | ||
| CodeGenTarget.h | ||
| CTagsEmitter.cpp | ||
| DAGISelEmitter.cpp | ||
| DAGISelMatcher.cpp | ||
| DAGISelMatcher.h | ||
| DAGISelMatcherEmitter.cpp | ||
| DAGISelMatcherGen.cpp | ||
| DAGISelMatcherOpt.cpp | ||
| DFAEmitter.cpp | ||
| DFAEmitter.h | ||
| DFAPacketizerEmitter.cpp | ||
| DisassemblerEmitter.cpp | ||
| ExegesisEmitter.cpp | ||
| FastISelEmitter.cpp | ||
| FixedLenDecoderEmitter.cpp | ||
| GICombinerEmitter.cpp | ||
| GlobalISelEmitter.cpp | ||
| InfoByHwMode.cpp | ||
| InfoByHwMode.h | ||
| InstrDocsEmitter.cpp | ||
| InstrInfoEmitter.cpp | ||
| IntrinsicEmitter.cpp | ||
| LLVMBuild.txt | ||
| OptEmitter.cpp | ||
| OptEmitter.h | ||
| OptParserEmitter.cpp | ||
| OptRSTEmitter.cpp | ||
| PredicateExpander.cpp | ||
| PredicateExpander.h | ||
| PseudoLoweringEmitter.cpp | ||
| RegisterBankEmitter.cpp | ||
| RegisterInfoEmitter.cpp | ||
| RISCVCompressInstEmitter.cpp | ||
| SDNodeProperties.cpp | ||
| SDNodeProperties.h | ||
| SearchableTableEmitter.cpp | ||
| SequenceToOffsetTable.h | ||
| SubtargetEmitter.cpp | ||
| SubtargetFeatureInfo.cpp | ||
| SubtargetFeatureInfo.h | ||
| TableGen.cpp | ||
| TableGenBackends.h | ||
| tdtags | ||
| Types.cpp | ||
| Types.h | ||
| WebAssemblyDisassemblerEmitter.cpp | ||
| WebAssemblyDisassemblerEmitter.h | ||
| X86DisassemblerShared.h | ||
| X86DisassemblerTables.cpp | ||
| X86DisassemblerTables.h | ||
| X86EVEX2VEXTablesEmitter.cpp | ||
| X86FoldTablesEmitter.cpp | ||
| X86ModRMFilters.cpp | ||
| X86ModRMFilters.h | ||
| X86RecognizableInstr.cpp | ||
| X86RecognizableInstr.h | ||