1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
llvm-mirror/test/CodeGen/X86/pr3366.ll
Dan Gohman 704f0d5879 Fix a recent regression. ClrOpcode is not set for i8; for i8, if
we want to clear %ah to zero before a division, just use a
zero-extending mov to %al. This fixes PR3366.

llvm-svn: 62691
2009-01-21 14:50:16 +00:00

22 lines
423 B
LLVM

; RUN: llvm-as < %s | llc -march=x86 | grep movzbl
; PR3366
define void @_ada_c34002a() nounwind {
entry:
%0 = load i8* null, align 1
%1 = sdiv i8 90, %0
%2 = icmp ne i8 %1, 3
%3 = zext i1 %2 to i8
%toBool449 = icmp ne i8 %3, 0
%4 = or i1 false, %toBool449
%5 = zext i1 %4 to i8
%toBool450 = icmp ne i8 %5, 0
br i1 %toBool450, label %bb451, label %bb457
bb451:
br label %bb457
bb457:
unreachable
}