mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 11:33:24 +02:00
e540b5186c
- 'prefetch' intrinsics are only lowered when SSE is available. On non-X86 builds, 'generic' CPU is used and stops lowering any prefetch intrinsics. llvm-svn: 178046
23 lines
754 B
LLVM
23 lines
754 B
LLVM
; RUN: llc < %s -march=x86 -mattr=+sse | FileCheck %s
|
|
; RUN: llc < %s -march=x86 -mattr=+avx | FileCheck %s
|
|
; RUN: llc < %s -march=x86 -mattr=+sse -mattr=+prfchw | FileCheck %s -check-prefix=PRFCHW
|
|
|
|
; rdar://10538297
|
|
|
|
define void @t(i8* %ptr) nounwind {
|
|
entry:
|
|
; CHECK: prefetcht2
|
|
; CHECK: prefetcht1
|
|
; CHECK: prefetcht0
|
|
; CHECK: prefetchnta
|
|
; PRFCHW: prefetchw
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 0, i32 1, i32 1 )
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 0, i32 2, i32 1 )
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 0, i32 3, i32 1 )
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 0, i32 0, i32 1 )
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 1, i32 3, i32 1 )
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.prefetch(i8*, i32, i32, i32) nounwind
|