mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
ab043ff680
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
llvm-svn: 230794
100 lines
3.5 KiB
LLVM
100 lines
3.5 KiB
LLVM
; Test the MSA intrinsics that are encoded with the 2R instruction format and
|
|
; convert scalars to vectors.
|
|
|
|
; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | \
|
|
; RUN: FileCheck %s -check-prefix=MIPS-ANY -check-prefix=MIPS32
|
|
; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | \
|
|
; RUN: FileCheck %s -check-prefix=MIPS-ANY -check-prefix=MIPS32
|
|
; RUN: llc -march=mips64 -mcpu=mips64r2 -mattr=+msa,+fp64 < %s | \
|
|
; RUN: FileCheck %s -check-prefix=MIPS-ANY -check-prefix=MIPS64
|
|
; RUN: llc -march=mips64el -mcpu=mips64r2 -mattr=+msa,+fp64 < %s | \
|
|
; RUN: FileCheck %s -check-prefix=MIPS-ANY -check-prefix=MIPS64
|
|
|
|
@llvm_mips_fill_b_ARG1 = global i32 23, align 16
|
|
@llvm_mips_fill_b_RES = global <16 x i8> <i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>, align 16
|
|
|
|
define void @llvm_mips_fill_b_test() nounwind {
|
|
entry:
|
|
%0 = load i32, i32* @llvm_mips_fill_b_ARG1
|
|
%1 = tail call <16 x i8> @llvm.mips.fill.b(i32 %0)
|
|
store <16 x i8> %1, <16 x i8>* @llvm_mips_fill_b_RES
|
|
ret void
|
|
}
|
|
|
|
declare <16 x i8> @llvm.mips.fill.b(i32) nounwind
|
|
|
|
; MIPS-ANY: llvm_mips_fill_b_test:
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]],
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]],
|
|
; MIPS-ANY-DAG: fill.b [[R2:\$w[0-9]+]], [[R1]]
|
|
; MIPS-ANY-DAG: st.b [[R2]],
|
|
; MIPS-ANY: .size llvm_mips_fill_b_test
|
|
;
|
|
@llvm_mips_fill_h_ARG1 = global i32 23, align 16
|
|
@llvm_mips_fill_h_RES = global <8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>, align 16
|
|
|
|
define void @llvm_mips_fill_h_test() nounwind {
|
|
entry:
|
|
%0 = load i32, i32* @llvm_mips_fill_h_ARG1
|
|
%1 = tail call <8 x i16> @llvm.mips.fill.h(i32 %0)
|
|
store <8 x i16> %1, <8 x i16>* @llvm_mips_fill_h_RES
|
|
ret void
|
|
}
|
|
|
|
declare <8 x i16> @llvm.mips.fill.h(i32) nounwind
|
|
|
|
; MIPS-ANY: llvm_mips_fill_h_test:
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]],
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]],
|
|
; MIPS-ANY-DAG: fill.h [[R2:\$w[0-9]+]], [[R1]]
|
|
; MIPS-ANY-DAG: st.h [[R2]],
|
|
; MIPS-ANY: .size llvm_mips_fill_h_test
|
|
;
|
|
@llvm_mips_fill_w_ARG1 = global i32 23, align 16
|
|
@llvm_mips_fill_w_RES = global <4 x i32> <i32 0, i32 0, i32 0, i32 0>, align 16
|
|
|
|
define void @llvm_mips_fill_w_test() nounwind {
|
|
entry:
|
|
%0 = load i32, i32* @llvm_mips_fill_w_ARG1
|
|
%1 = tail call <4 x i32> @llvm.mips.fill.w(i32 %0)
|
|
store <4 x i32> %1, <4 x i32>* @llvm_mips_fill_w_RES
|
|
ret void
|
|
}
|
|
|
|
declare <4 x i32> @llvm.mips.fill.w(i32) nounwind
|
|
|
|
; MIPS-ANY: llvm_mips_fill_w_test:
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]],
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]],
|
|
; MIPS-ANY-DAG: fill.w [[R2:\$w[0-9]+]], [[R1]]
|
|
; MIPS-ANY-DAG: st.w [[R2]],
|
|
; MIPS-ANY: .size llvm_mips_fill_w_test
|
|
;
|
|
@llvm_mips_fill_d_ARG1 = global i64 23, align 16
|
|
@llvm_mips_fill_d_RES = global <2 x i64> <i64 0, i64 0>, align 16
|
|
|
|
define void @llvm_mips_fill_d_test() nounwind {
|
|
entry:
|
|
%0 = load i64, i64* @llvm_mips_fill_d_ARG1
|
|
%1 = tail call <2 x i64> @llvm.mips.fill.d(i64 %0)
|
|
store <2 x i64> %1, <2 x i64>* @llvm_mips_fill_d_RES
|
|
ret void
|
|
}
|
|
|
|
declare <2 x i64> @llvm.mips.fill.d(i64) nounwind
|
|
|
|
; MIPS-ANY: llvm_mips_fill_d_test:
|
|
; MIPS32-DAG: lw [[R1:\$[0-9]+]], 0(
|
|
; MIPS32-DAG: lw [[R2:\$[0-9]+]], 4(
|
|
; MIPS64-DAG: ld [[R1:\$[0-9]+]], %got_disp(llvm_mips_fill_d_ARG1)
|
|
; MIPS32-DAG: ldi.b [[R3:\$w[0-9]+]], 0
|
|
; MIPS32-DAG: insert.w [[R3]][0], [[R1]]
|
|
; MIPS32-DAG: insert.w [[R3]][1], [[R2]]
|
|
; MIPS32-DAG: insert.w [[R3]][2], [[R1]]
|
|
; MIPS32-DAG: insert.w [[R3]][3], [[R2]]
|
|
; MIPS64-DAG: fill.d [[WD:\$w[0-9]+]], [[R1]]
|
|
; MIPS32-DAG: st.w [[R3]],
|
|
; MIPS64-DAG: ld [[RD:\$[0-9]+]], %got_disp(llvm_mips_fill_d_RES)
|
|
; MIPS64-DAG: st.d [[WD]], 0([[RD]])
|
|
; MIPS-ANY: .size llvm_mips_fill_d_test
|
|
; |