1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/MC/AVR/inst-bst.s
Ayke van Laethem 159dabd5ed [AVR] Disassemble register operands
Simply by implementing a few functions I was able to correctly
disassemble a much larger amount of instructions.

Differential Revision: https://reviews.llvm.org/D74045
2020-02-24 19:35:51 +01:00

21 lines
562 B
ArmAsm

; RUN: llvm-mc -triple avr -show-encoding < %s | FileCheck %s
; RUN: llvm-mc -filetype=obj -triple avr < %s | llvm-objdump -d - | FileCheck -check-prefix=CHECK-INST %s
foo:
bst r3, 5
bst r1, 1
bst r0, 0
bst r7, 2
; CHECK: bst r3, 5 ; encoding: [0x35,0xfa]
; CHECK: bst r1, 1 ; encoding: [0x11,0xfa]
; CHECK: bst r0, 0 ; encoding: [0x00,0xfa]
; CHECK: bst r7, 2 ; encoding: [0x72,0xfa]
; CHECK-INST: bst r3, 5
; CHECK-INST: bst r1, 1
; CHECK-INST: bst r0, 0
; CHECK-INST: bst r7, 2