1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Ulrich Weigand 294499cc04 Fix per-processor model scheduler definition completeness check
The CodeGenSchedModels::checkCompleteness routine in TableGen/
CodeGenSchedule.cpp is supposed to verify for each processor
model that is marked as "complete" that it actually defines a
scheduling class for each instruction.

However, this did not work correctly due to an incorrect
check whether a scheduling class has an itinerary.

Reviewer: atrick
Differential revision: https://reviews.llvm.org/D26156

llvm-svn: 285622
2016-10-31 18:59:52 +00:00
..
2016-03-26 04:07:55 +00:00
2016-01-26 21:29:08 +00:00
2015-09-10 13:44:28 +00:00
2016-01-26 21:29:08 +00:00
2016-01-26 21:29:08 +00:00
2016-01-26 21:29:08 +00:00
2016-10-14 19:48:34 +00:00
2016-01-26 21:29:08 +00:00
2014-10-16 20:00:02 +00:00
2016-05-05 14:35:40 +00:00