1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
llvm-mirror/test/CodeGen
2016-04-24 02:01:22 +00:00
..
AArch64 Revert "[AArch64] Fix optimizeCondBranch logic." 2016-04-23 19:30:52 +00:00
AMDGPU AMDGPU: sext_inreg (srl x, K), vt -> bfe x, K, vt.Size 2016-04-22 22:59:16 +00:00
ARM Fix llvm/test/CodeGen/ARM/Windows/dbzchk.ll not to check mixed output, take #2. 2016-04-22 22:51:48 +00:00
BPF
CPP
Generic Introduce llvm.load.relative intrinsic. 2016-04-22 21:18:02 +00:00
Hexagon [Hexagon] Properly close live range in HexagonBlockRanges ---add testcase 2016-04-22 17:30:13 +00:00
Inputs [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00
Lanai [lanai] Add subword scheduling itineraries. 2016-04-20 18:28:55 +00:00
Mips [mips] Fix select patterns for MIPS64 2016-04-22 13:19:22 +00:00
MIR [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00
MSP430
NVPTX [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00
PowerPC use FileCheck; add test for disguised fabs 2016-04-21 20:58:58 +00:00
SPARC
SystemZ [SystemZ] Add support for llvm.thread.pointer intrinsic. 2016-04-20 01:03:48 +00:00
Thumb [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00
Thumb2
WebAssembly [WebAssembly] Limit alignment hints to natural alignment. 2016-04-21 23:59:48 +00:00
WinEH [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00
X86 [X86] Fix patterns that turn cmove/cmovne+ctlz/cttz into lzcnt/tzcnt instructions. Only one of the conditions should be valid for each pattern, not both. Update tests accordingly. 2016-04-24 02:01:22 +00:00
XCore [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00