mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
61 lines
2.0 KiB
C++
61 lines
2.0 KiB
C++
//===-- X86.h - Top-level interface for X86 representation ------*- C++ -*-===//
|
|
//
|
|
// This file contains the entry points for global functions defined in the x86
|
|
// target library, as used by the LLVM JIT.
|
|
//
|
|
// FIXME: This file will be dramatically changed in the future
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef TARGET_X86_H
|
|
#define TARGET_X86_H
|
|
|
|
#include <iosfwd>
|
|
class TargetMachine;
|
|
class Pass;
|
|
|
|
/// createSimpleX86InstructionSelector - This pass converts an LLVM function
|
|
/// into a machine code representation is a very simple peep-hole fashion. The
|
|
/// generated code sucks but the implementation is nice and simple.
|
|
///
|
|
Pass *createSimpleX86InstructionSelector(TargetMachine &TM);
|
|
|
|
/// X86SimpleRegisterAllocation - This function converts the specified machine
|
|
/// code function from SSA form to use explicit registers by spilling every
|
|
/// register. Wow, great policy huh?
|
|
///
|
|
Pass *createSimpleX86RegisterAllocator(TargetMachine &TM);
|
|
|
|
/// createX86CodePrinterPass - Print out the specified machine code function to
|
|
/// the specified stream. This function should work regardless of whether or
|
|
/// not the function is in SSA form or not.
|
|
///
|
|
Pass *createX86CodePrinterPass(TargetMachine &TM, std::ostream &O);
|
|
|
|
/// X86EmitCodeToMemory - This function converts a register allocated function
|
|
/// into raw machine code in a dynamically allocated chunk of memory. A pointer
|
|
/// to the start of the function is returned.
|
|
///
|
|
Pass *createEmitX86CodeToMemory(TargetMachine &TM);
|
|
|
|
// Put symbolic names in a namespace to avoid causing these to clash with all
|
|
// kinds of other things...
|
|
//
|
|
namespace X86 {
|
|
// Defines a large number of symbolic names for X86 registers. This defines a
|
|
// mapping from register name to register number.
|
|
//
|
|
enum Register {
|
|
#define R(ENUM, NAME, FLAGS, TSFLAGS) ENUM,
|
|
#include "X86RegisterInfo.def"
|
|
};
|
|
|
|
// This defines a large number of symbolic names for X86 instruction opcodes.
|
|
enum Opcode {
|
|
#define I(ENUM, NAME, BASEOPCODE, FLAGS, TSFLAGS) ENUM,
|
|
#include "X86InstrInfo.def"
|
|
};
|
|
}
|
|
|
|
#endif
|