mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 22:42:46 +02:00
ba4f461411
Summary: Also test 64-bit integers, except shifts for now which are broken because isel dislikes the 32-bit truncate that precedes them. Reviewers: sunfish Subscribers: llvm-commits, jfb Differential Revision: http://reviews.llvm.org/D11699 llvm-svn: 243822
40 lines
1.4 KiB
TableGen
40 lines
1.4 KiB
TableGen
//===- WebAssemblyInstrControl.td-WebAssembly control-flow ------*- tablegen -*-
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
///
|
|
/// \file
|
|
/// \brief WebAssembly control-flow code-gen constructs.
|
|
///
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
/*
|
|
* TODO(jfb): Add the following.
|
|
*
|
|
* block: a fixed-length sequence of statements
|
|
* if: if statement
|
|
* do_while: do while statement, basically a loop with a conditional branch
|
|
* forever: infinite loop statement (like while (1)), basically an unconditional
|
|
* branch (back to the top of the loop)
|
|
* continue: continue to start of nested loop
|
|
* break: break to end from nested loop or block
|
|
* switch: switch statement with fallthrough
|
|
*/
|
|
|
|
multiclass RETURN<WebAssemblyRegClass vt> {
|
|
def RETURN_#vt : I<(outs), (ins vt:$val), [(WebAssemblyreturn vt:$val)]>;
|
|
}
|
|
let hasSideEffects = 1, isReturn = 1, isTerminator = 1, hasCtrlDep = 1,
|
|
isBarrier = 1 in {
|
|
defm : RETURN<Int32>;
|
|
defm : RETURN<Int64>;
|
|
defm : RETURN<Float32>;
|
|
defm : RETURN<Float64>;
|
|
def RETURN_VOID : I<(outs), (ins), [(WebAssemblyreturn)]>;
|
|
} // hasSideEffects = 1, isReturn = 1, isTerminator = 1, hasCtrlDep = 1,
|
|
// isBarrier = 1
|