.. |
AArch64
|
[llvm-objdump] Print relocation addends in hexadecimal
|
2019-11-19 12:27:18 +00:00 |
AMDGPU
|
[AMDGPU][MC][GFX10] Enabled v_movrel*[sdwa|dpp|dpp8] opcodes
|
2019-11-18 17:23:40 +03:00 |
ARM
|
ARM: Don't emit R_ARM_NONE relocations to compact unwinding decoders in .ARM.exidx on Android.
|
2019-11-12 10:52:59 -08:00 |
AsmParser
|
MCObjectStreamer: assign MCSymbols in the dummy fragment to offset 0.
|
2019-11-16 09:52:07 -05:00 |
AVR
|
Fixup AVR tests to reflect changes in addend format in llvm-objdump
|
2019-11-19 15:32:58 +00:00 |
BPF
|
|
|
COFF
|
[llvm-objdump] Further rearrange llvm-objdump sections for compatability
|
2019-10-03 22:01:08 +00:00 |
Disassembler
|
[AMDGPU][MC][GFX10] Enabled v_movrel*[sdwa|dpp|dpp8] opcodes
|
2019-11-18 17:23:40 +03:00 |
ELF
|
[MC] Emit unused undefined symbol even if its binding is not set
|
2019-11-08 14:47:48 -08:00 |
Hexagon
|
[llvm-mc] Add reportWarning() to MCContext
|
2019-08-08 19:13:23 +00:00 |
Lanai
|
|
|
MachO
|
[MachO][TLOF] Use hasLocalLinkage to determine if indirect symbol is local
|
2019-08-22 16:59:00 +00:00 |
Mips
|
[llvm-objdump] Print relocation addends in hexadecimal
|
2019-11-19 12:27:18 +00:00 |
MSP430
|
|
|
PowerPC
|
[PowerPC] Implementing overflow version for XO-Form instructions
|
2019-11-11 09:50:46 -06:00 |
RISCV
|
[RISCV] Add assembly mnemonic spell checking
|
2019-11-18 10:58:00 +00:00 |
Sparc
|
|
|
SystemZ
|
[SystemZ] Improve handling of huge PC relative immediate offsets.
|
2019-11-04 10:38:18 +01:00 |
WebAssembly
|
DebugInfo: Do not create a debug_macinfo section if no CUs have associated macros
|
2019-11-08 15:30:11 -08:00 |
X86
|
[llvm-objdump] Print relocation addends in hexadecimal
|
2019-11-19 12:27:18 +00:00 |