mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
94c30c8409
The following is checked: * Operand counts: All explicit operands must be present. * Register classes: All physical and virtual register operands must be compatible with the register class required by the instruction descriptor. * Register live intervals: Registers must be defined only once, and must be defined before use. The machine code verifier is enabled with the command-line option '-verify-machineinstrs', or by defining the environment variable LLVM_VERIFY_MACHINEINSTRS to the name of a file that will receive all the verifier errors. llvm-svn: 71918
61 lines
1.3 KiB
CMake
61 lines
1.3 KiB
CMake
add_llvm_library(LLVMCodeGen
|
|
BranchFolding.cpp
|
|
CodePlacementOpt.cpp
|
|
DeadMachineInstructionElim.cpp
|
|
ELFWriter.cpp
|
|
GCMetadata.cpp
|
|
GCMetadataPrinter.cpp
|
|
GCStrategy.cpp
|
|
IfConversion.cpp
|
|
IntrinsicLowering.cpp
|
|
LLVMTargetMachine.cpp
|
|
LatencyPriorityQueue.cpp
|
|
LiveInterval.cpp
|
|
LiveIntervalAnalysis.cpp
|
|
LiveStackAnalysis.cpp
|
|
LiveVariables.cpp
|
|
LowerSubregs.cpp
|
|
MachOWriter.cpp
|
|
MachineBasicBlock.cpp
|
|
MachineDominators.cpp
|
|
MachineFunction.cpp
|
|
MachineInstr.cpp
|
|
MachineLICM.cpp
|
|
MachineLoopInfo.cpp
|
|
MachineModuleInfo.cpp
|
|
MachinePassRegistry.cpp
|
|
MachineRegisterInfo.cpp
|
|
MachineSink.cpp
|
|
MachineVerifier.cpp
|
|
OcamlGC.cpp
|
|
PBQP.cpp
|
|
PHIElimination.cpp
|
|
Passes.cpp
|
|
PostRASchedulerList.cpp
|
|
PreAllocSplitting.cpp
|
|
PrologEpilogInserter.cpp
|
|
PseudoSourceValue.cpp
|
|
RegAllocBigBlock.cpp
|
|
RegAllocLinearScan.cpp
|
|
RegAllocLocal.cpp
|
|
RegAllocPBQP.cpp
|
|
RegAllocSimple.cpp
|
|
RegisterCoalescer.cpp
|
|
RegisterScavenging.cpp
|
|
ScheduleDAG.cpp
|
|
ScheduleDAGEmit.cpp
|
|
ScheduleDAGInstrs.cpp
|
|
ScheduleDAGPrinter.cpp
|
|
ShadowStackGC.cpp
|
|
ShrinkWrapping.cpp
|
|
SimpleRegisterCoalescing.cpp
|
|
StackProtector.cpp
|
|
StackSlotColoring.cpp
|
|
StrongPHIElimination.cpp
|
|
TargetInstrInfoImpl.cpp
|
|
TwoAddressInstructionPass.cpp
|
|
UnreachableBlockElim.cpp
|
|
VirtRegMap.cpp
|
|
VirtRegRewriter.cpp
|
|
)
|