RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
Code Issues Projects Releases Wiki Activity
95421ab212
llvm-mirror/lib/Target/PowerPC
History
Nate Begeman 95421ab212 Support assembling fsqrt on darwin. This will be implemented better when 
PowerPC gets subtarget support up.

llvm-svn: 22489
2005-07-21 01:25:49 +00:00
..
.cvsignore ignore generated files. 2004-11-21 00:00:54 +00:00
LICENSE.TXT Added Louis Gerbarg. Louis is given credit in the CREDITS.TXT file, so I 2004-08-05 23:46:27 +00:00
Makefile Specify all of the targets built. 2004-12-16 17:26:44 +00:00
PowerPC.h Integrate SelectFPExpr into SelectExpr. This gets PPC32 closer to being 2005-07-19 16:51:05 +00:00
PowerPC.td Factor out common .td file chunks. 2004-12-16 16:31:57 +00:00
PowerPCAsmPrinter.cpp Support assembling fsqrt on darwin. This will be implemented better when 2005-07-21 01:25:49 +00:00
PowerPCBranchSelector.cpp Clean up some uninitialized variables and missing return statements that 2005-06-18 17:37:34 +00:00
PowerPCFrameInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PowerPCInstrBuilder.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PowerPCInstrFormats.td switch over the rest of the formats that use RC to use isDOT 2005-04-19 05:21:30 +00:00
PowerPCInstrInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PowerPCInstrInfo.td Generate mfocrf when targeting g5. Generate fsqrt/fsqrts when targetin g5. 2005-07-20 22:42:00 +00:00
PowerPCJITInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PowerPCRegisterInfo.td Revamp the Register class, and allow the use of the RegisterGroup class to 2004-09-14 04:17:02 +00:00
PowerPCTargetMachine.cpp Generate mfocrf when targeting g5. Generate fsqrt/fsqrts when targetin g5. 2005-07-20 22:42:00 +00:00
PowerPCTargetMachine.h Refactor the addPassesToEmitAssembly interface into a addPassesToEmitFile 2005-06-25 02:48:37 +00:00
PPC32.td Factor out common .td file chunks. 2004-12-16 16:31:57 +00:00
PPC32CodeEmitter.cpp Generate mfocrf when targeting g5. Generate fsqrt/fsqrts when targetin g5. 2005-07-20 22:42:00 +00:00
PPC32InstrInfo.cpp Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC32InstrInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC32ISelPattern.cpp Generate mfocrf when targeting g5. Generate fsqrt/fsqrts when targetin g5. 2005-07-20 22:42:00 +00:00
PPC32ISelSimple.cpp core changes for varargs 2005-06-18 18:34:52 +00:00
PPC32JITInfo.cpp Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC32JITInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC32RegisterInfo.cpp Convert tabs to spaces 2005-04-22 17:54:37 +00:00
PPC32RegisterInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC32RegisterInfo.td Initial support for allocation condition registers 2005-04-12 07:04:16 +00:00
PPC32Relocations.h For PR572: 2005-06-08 17:44:48 +00:00
PPC32TargetMachine.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC64.td Factor out common .td file chunks. 2004-12-16 16:31:57 +00:00
PPC64CodeEmitter.cpp Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC64InstrInfo.cpp Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC64InstrInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC64ISelPattern.cpp Change *EXTLOAD to use an VTSDNode operand instead of being an MVTSDNode. 2005-07-10 01:56:13 +00:00
PPC64JITInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC64RegisterInfo.cpp Convert tabs to spaces 2005-04-22 17:54:37 +00:00
PPC64RegisterInfo.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
PPC64RegisterInfo.td Switch from bytes to bits for alignment. 2004-08-21 20:14:40 +00:00
PPC64TargetMachine.h Remove trailing whitespace 2005-04-21 23:30:14 +00:00
README.txt Update PPC readme. Remove things that are done or aren't ppc specific 2005-04-11 20:48:57 +00:00

README.txt 

TODO:
* condition register allocation
* gpr0 allocation
* implement do-loop -> bdnz transform
* implement powerpc-64 for darwin
* use stfiwx in float->int
* should hint to the branch select pass that it doesn't need to print the
  second unconditional branch, so we don't end up with things like:
	b .LBBl42__2E_expand_function_8_674	; loopentry.24
	b .LBBl42__2E_expand_function_8_42	; NewDefault
	b .LBBl42__2E_expand_function_8_42	; NewDefault

Currently failing tests that should pass:
* MultiSource
  |- Applications
  |  `- hbd: miscompilation