1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
llvm-mirror/test
Jessica Paquette 95c7144e65 Add remarks describing when a pass changes the IR instruction count of a module
This patch adds a remark which tells the user when a pass changes the number of
IR instructions in a module.

It can be enabled by using -Rpass-analysis=size-info.

The point of this is to make it easier to collect statistics on how passes
modify programs in terms of code size. This is similar in concept to timing
reports, but using a remark-based interface makes it easy to diff changes over
multiple compilations of the same program.

By adding functionality like this, we can see
  * Which passes impact code size the most
  * How passes impact code size at different optimization levels
  * Which pass might have contributed the most to an overall code size
    regression

The patch lives in the legacy pass manager, but since it's simply emitting
remarks, it shouldn't be too difficult to adapt the functionality to the new
pass manager as well. This can also be adapted to handle MachineInstr counts in
code gen passes.

https://reviews.llvm.org/D38768

llvm-svn: 332739
2018-05-18 17:26:39 +00:00
..
Analysis [LICM] Extend the MustExecute scope 2018-05-18 04:56:28 +00:00
Assembler
Bindings
Bitcode
BugPoint
CodeGen [X86][BtVer2] Improve simulation of (V)PINSR values 2018-05-18 17:09:41 +00:00
DebugInfo Revert "Temporarily revert "[DEBUG] Initial adaptation of NVPTX target for debug info emission."" 2018-05-18 03:13:08 +00:00
Examples
ExecutionEngine
Feature
FileCheck
Instrumentation [asan] Add instrumentation support for Myriad 2018-05-18 04:10:38 +00:00
Integer
JitListener
Linker
LTO
MC [RISCV] Add WasForced parameter to MCAsmBackend::fixupNeedsRelaxationAdvanced 2018-05-18 06:42:21 +00:00
Object
ObjectYAML Resubmit [pdb] Change /DEBUG:GHASH to emit 8 byte hashes." 2018-05-17 22:55:15 +00:00
Other Add remarks describing when a pass changes the IR instruction count of a module 2018-05-18 17:26:39 +00:00
SafepointIRVerifier
SymbolRewriter
TableGen
ThinLTO/X86
tools [X86][BtVer2] Improve simulation of (V)PINSR values 2018-05-18 17:09:41 +00:00
Transforms [InstCombine] add tests for lack of abs/nabs canonicalization; NFC 2018-05-18 15:26:38 +00:00
Unit
Verifier
YAMLParser
.clang-format
CMakeLists.txt
lit.cfg.py
lit.site.cfg.py.in
TestRunner.sh