mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
5d88cb6cf6
ARM seems to prefer that long literals be formed from their little end in order to promote the fusion of the instrs pairs MOV/MOVK and MOVK/MOVK on Cortex A57 and others (v. "Cortex A57 Software Optimisation Guide", section 4.14). Differential revision: https://reviews.llvm.org/D28697 llvm-svn: 292422
48 lines
1.6 KiB
LLVM
48 lines
1.6 KiB
LLVM
; RUN: llc -O0 -fast-isel-abort=1 -verify-machineinstrs -mtriple=arm64-apple-darwin < %s | FileCheck %s
|
|
|
|
@sortlist = common global [5001 x i32] zeroinitializer, align 16
|
|
@sortlist2 = common global [5001 x i64] zeroinitializer, align 16
|
|
|
|
; Load an address with an offset larget then LDR imm can handle
|
|
define i32 @foo() nounwind {
|
|
entry:
|
|
; CHECK-LABEL: @foo
|
|
; CHECK: adrp x[[REG:[0-9]+]], _sortlist@GOTPAGE
|
|
; CHECK: ldr x[[REG1:[0-9]+]], [x[[REG]], _sortlist@GOTPAGEOFF]
|
|
; CHECK: mov x[[REG2:[0-9]+]], #20000
|
|
; CHECK: add x[[REG3:[0-9]+]], x[[REG1]], x[[REG2]]
|
|
; CHECK: ldr w0, [x[[REG3]]]
|
|
; CHECK: ret
|
|
%0 = load i32, i32* getelementptr inbounds ([5001 x i32], [5001 x i32]* @sortlist, i32 0, i64 5000), align 4
|
|
ret i32 %0
|
|
}
|
|
|
|
define i64 @foo2() nounwind {
|
|
entry:
|
|
; CHECK-LABEL: @foo2
|
|
; CHECK: adrp x[[REG:[0-9]+]], _sortlist2@GOTPAGE
|
|
; CHECK: ldr x[[REG1:[0-9]+]], [x[[REG]], _sortlist2@GOTPAGEOFF]
|
|
; CHECK: mov x[[REG2:[0-9]+]], #40000
|
|
; CHECK: add x[[REG3:[0-9]+]], x[[REG1]], x[[REG2]]
|
|
; CHECK: ldr x0, [x[[REG3]]]
|
|
; CHECK: ret
|
|
%0 = load i64, i64* getelementptr inbounds ([5001 x i64], [5001 x i64]* @sortlist2, i32 0, i64 5000), align 4
|
|
ret i64 %0
|
|
}
|
|
|
|
; Load an address with a ridiculously large offset.
|
|
; rdar://12505553
|
|
@pd2 = common global i8* null, align 8
|
|
|
|
define signext i8 @foo3() nounwind ssp {
|
|
entry:
|
|
; CHECK-LABEL: @foo3
|
|
; CHECK: mov x[[REG:[0-9]+]], #12274
|
|
; CHECK: movk x[[REG]], #29646, lsl #16
|
|
; CHECK: movk x[[REG]], #2874, lsl #32
|
|
%0 = load i8*, i8** @pd2, align 8
|
|
%arrayidx = getelementptr inbounds i8, i8* %0, i64 12345678901234
|
|
%1 = load i8, i8* %arrayidx, align 1
|
|
ret i8 %1
|
|
}
|