mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
35af3967fc
Add tests to make sure common instructions are accepted in RV64 and not just RV32. Reviewed By: asb, frasercrmck Differential Revision: https://reviews.llvm.org/D95150
17 lines
933 B
ArmAsm
17 lines
933 B
ArmAsm
# RUN: not llvm-mc -triple riscv32 -mattr=+experimental-b,experimental-zbr < %s 2>&1 | FileCheck %s
|
|
|
|
# Too many operands
|
|
crc32.b t0, t1, t2 # CHECK: :[[@LINE]]:17: error: invalid operand for instruction
|
|
# Too many operands
|
|
crc32.h t0, t1, t2 # CHECK: :[[@LINE]]:17: error: invalid operand for instruction
|
|
# Too many operands
|
|
crc32.w t0, t1, t2 # CHECK: :[[@LINE]]:17: error: invalid operand for instruction
|
|
# Too many operands
|
|
crc32c.b t0, t1, t2 # CHECK: :[[@LINE]]:18: error: invalid operand for instruction
|
|
# Too many operands
|
|
crc32c.h t0, t1, t2 # CHECK: :[[@LINE]]:18: error: invalid operand for instruction
|
|
# Too many operands
|
|
crc32c.w t0, t1, t2 # CHECK: :[[@LINE]]:18: error: invalid operand for instruction
|
|
crc32.d t0, t1 # CHECK: :[[@LINE]]:1: error: instruction requires the following: RV64I Base Instruction Set
|
|
crc32c.d t0, t1 # CHECK: :[[@LINE]]:1: error: instruction requires the following: RV64I Base Instruction Set
|