1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
llvm-mirror/test/MC/X86
2015-10-12 04:17:55 +00:00
..
AlignedBundling [llvm-objdump] Require that jump targets shown in -d are functions 2015-07-09 18:11:40 +00:00
3DNow.s
2011-09-06-NoNewline.s
address-size.s
avx512-encodings.s AVX512: Implemented encoding and intrinsics for VPERMILPS/PD instructions. 2015-10-04 07:20:41 +00:00
avx512-err.s AVX-512: asm parser errors check 2015-05-12 09:47:23 +00:00
avx512bw-encoding.s AVX-512: Added VPMOVx2M instructions for SKX, 2015-04-21 14:38:31 +00:00
avx512vl-encoding.s AVX512: Add encoding tests to vptestnm instructions 2015-07-28 07:00:00 +00:00
cfi_def_cfa-crash.s [MC] Convert the last test using macho-dump under X86/ to llvm-readobj. 2015-08-12 10:36:16 +00:00
compact-unwind.s
expand-var.s Fix symbol value computation when part of the expression is weak. 2015-08-20 16:18:30 +00:00
faultmap-section-parsing.s [FaultMaps] Add a parser for the __llvm__faultmaps section. 2015-06-22 18:03:02 +00:00
fde-reloc.s
fixup-cpu-mode.s
gnux32-dwarf-gen.s
hex-immediates.s [objdump] Moving PrintImmHex out of MachODump and in to llvm-objdump and setting instprinter appropriately. 2015-06-07 21:07:17 +00:00
i386-darwin-frame-register.ll DI: Disallow uniquable DICompileUnits 2015-08-03 17:26:41 +00:00
index-operations.s
inline-asm-obj.ll Add a test for a recent regression. 2015-06-25 16:16:08 +00:00
intel-syntax-2.s
intel-syntax-ambiguous.s
intel-syntax-avx512.s [X86] Fix bug in COMISD and COMISS definition in td files 2015-08-20 11:21:36 +00:00
intel-syntax-bitwise-ops.s Add support for parsing the XOR operator in Intel syntax inline assembly. 2015-06-14 12:59:45 +00:00
intel-syntax-directional-label.s
intel-syntax-encoding.s
intel-syntax-error.s
intel-syntax-hex.s
intel-syntax-invalid-basereg.s
intel-syntax-invalid-scale.s
intel-syntax-print.ll Fix test from r242886 to use the right triple. 2015-07-22 11:19:22 +00:00
intel-syntax-ptr-sized.s
intel-syntax-unsized-memory.s
intel-syntax-x86-64-avx512f_vl.s AVX-512: Added all forms of FP compare instructions for KNL and SKX. 2015-05-07 11:24:42 +00:00
intel-syntax.s [X86] Add support for mmword memory operand size for Intel-syntax x86 assembly 2015-08-24 10:26:54 +00:00
invalid-sleb.s Produce an error instead of asserting on invalid .sleb128/.uleb128. 2015-03-25 00:25:37 +00:00
lit.local.cfg
macho-uleb.s
mpx-encodings.s X86-MPX: Implemented encoding for MPX instructions. 2015-06-09 13:02:10 +00:00
no-elf-compact-unwind.s
padlock.s
relax-insn.s
reloc-macho.s
reloc-undef-global.s Update tests to not be as dependent on section numbers. 2015-04-15 15:59:37 +00:00
ret.s
sgx-encoding.s
shuffle-comments.s
stackmap-nops.ll [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00
validate-inst-att.s [X86] Change the immediate for IN/OUT instructions to u8imm so the assembly parser will check the size. 2015-10-12 04:17:55 +00:00
validate-inst-intel.s [X86] Remove special validation for INT immediate operand from AsmParser. Instead mark its operand type as u8imm which will cause it to fail to match. This is more consistent with other instruction behavior. 2015-10-11 18:27:24 +00:00
variant-diagnostics.s
x86_64-avx-clmul-encoding.s
x86_64-avx-encoding.s Add the "vbroadcasti128" instruction back. 2015-03-11 17:29:03 +00:00
x86_64-bmi-encoding.s
x86_64-encoding.s
x86_64-fma3-encoding.s
x86_64-fma4-encoding.s
x86_64-hle-encoding.s
x86_64-imm-widths.s
x86_64-rand-encoding.s
x86_64-rtm-encoding.s
x86_64-signed-reloc.s
x86_64-sse4a.s
x86_64-tbm-encoding.s
x86_64-xop-encoding.s
x86_directives.s
x86_errors.s [X86] Add proper 64-bit mode checks to jrcxz and jcxz. 2015-07-04 00:01:07 +00:00
x86_long_nop.s
x86_nop.s
x86_operands.s
x86-16.s Fix the operand encoding in the test instruction. 2015-03-31 12:31:55 +00:00
x86-32-avx.s
x86-32-coverage.s
x86-32-fma3.s
x86-32-ms-inline-asm.s
x86-32.s Fix the operand encoding in the test instruction. 2015-03-31 12:31:55 +00:00
x86-64-avx512bw_vl.s AVX512: Change encoding of vpshuflw and vpshufhw instructions. Implement WIG as W0 and not W1, like all other instruction have been implemented. 2015-10-07 06:31:18 +00:00
x86-64-avx512bw.s AVX512: vpextrb/w/d/q and vpinsrb/w/d/q implementation. 2015-10-08 12:55:01 +00:00
x86-64-avx512cd_vl.s AVX512: Implemented encoding and intrinsics for vplzcntq, vplzcntd, vpconflictq, vpconflictd 2015-09-03 09:05:31 +00:00
x86-64-avx512cd.s AVX512: Implemented encoding and intrinsics for vplzcntq, vplzcntd, vpconflictq, vpconflictd 2015-09-03 09:05:31 +00:00
x86-64-avx512dq_vl.s [X86][AVX512] extend support in Scalar conversion 2015-09-20 14:31:19 +00:00
x86-64-avx512dq.s AVX512: vpextrb/w/d/q and vpinsrb/w/d/q implementation. 2015-10-08 12:55:01 +00:00
x86-64-avx512f_vl.s AVX512: Implemented encoding and intrinsics for VPERMILPS/PD instructions. 2015-10-04 07:20:41 +00:00
x86-64.s Fix the operand encoding in the test instruction. 2015-03-31 12:31:55 +00:00
x86-itanium.ll
x86-target-directives.s
x86-windows-itanium-libcalls.ll