1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 21:42:54 +02:00
llvm-mirror/test/CodeGen
Charlie Turner 9a67ab08bb [AArch64] Implement vector splitting on UADDV.
Summary: Fixes PR25056.

Reviewers: mcrosier, junbuml, jmolloy

Subscribers: aemerson, rengolin, llvm-commits

Differential Revision: http://reviews.llvm.org/D13466

llvm-svn: 250520
2015-10-16 15:38:25 +00:00
..
AArch64 [AArch64] Implement vector splitting on UADDV. 2015-10-16 15:38:25 +00:00
AMDGPU DAGCombiner: Don't stop finding better chain on 2 aliases 2015-10-13 00:49:00 +00:00
ARM [ARM] Make sure we do not dereference the end iterator when accessing debug 2015-10-15 00:41:26 +00:00
BPF [bpf] Do not expand UNDEF SDNode during insn selection lowering 2015-10-08 18:52:40 +00:00
CPP
Generic Fix assert in X86 backend. 2015-10-09 20:10:14 +00:00
Hexagon [Hexagon] Add an early if-conversion pass 2015-10-06 15:49:14 +00:00
Inputs
Mips [mips][mips16] MIPS16 is not a CPU/Architecture but is an ASE. 2015-10-15 14:34:23 +00:00
MIR [mips][mips16] MIPS16 is not a CPU/Architecture but is an ASE. 2015-10-15 14:34:23 +00:00
MSP430
NVPTX
PowerPC [MachO] Stop generating *coal* sections. 2015-10-15 05:28:38 +00:00
SPARC Fix assert when emitting llvm.pow.f86. 2015-10-09 21:36:19 +00:00
SystemZ [SystemZ] CodeGen/SystemZ/asm-18.ll run with -verify-machineinstrs 2015-10-10 07:20:23 +00:00
Thumb [ARM] Modify codegen for memcpy intrinsic to prefer LDM/STM. 2015-10-05 14:49:54 +00:00
Thumb2 [ARM] Use correct half-precision functions in EABI mode 2015-10-07 16:58:49 +00:00
WebAssembly WebAssembly: update syntax 2015-10-16 00:53:49 +00:00
WinEH [WinEH] Add CoreCLR EH table emission 2015-10-13 20:18:27 +00:00
X86 [X86] Add fxsr feature flag for fxsave/fxrestore instructions. 2015-10-16 06:03:09 +00:00
XCore