1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
llvm-mirror/test/CodeGen
Simon Pilgrim 9a6ac0909a [X86][AVX512] Added VPSLLDQ/VPSRLDQ memory fold tests
Memory operand is new for AVX512 (SSE/AVX2 didn't support it).

Also dropped the 'mask' from the tests (VPSLLDQ/VPSRLDQ don't support masked operations).

Regenerated VPALIGNR test now that the shuffle comments work

llvm-svn: 272383
2016-06-10 09:56:20 +00:00
..
AArch64 Reapply "[MBP] Reduce code size by running tail merging in MBP."" 2016-06-09 15:24:29 +00:00
AMDGPU AMDGPU: v_cndmask_b32 does not def vcc 2016-06-10 00:18:41 +00:00
ARM Reapply "[MBP] Reduce code size by running tail merging in MBP."" 2016-06-09 15:24:29 +00:00
BPF [BPF] Remove exit-on-error from tests (PR27768, PR27769) 2016-05-30 08:28:34 +00:00
Generic Move stackguard test to X86/ directory as it's not generic. 2016-06-09 15:16:58 +00:00
Hexagon [Hexagon] Enable the post-RA scheduler 2016-05-26 19:44:28 +00:00
Inputs
Lanai [lanai] Change reloc to use PIC_ by default and cleanup. 2016-05-20 21:41:53 +00:00
Mips [mips][microMIPS] Add CodeGen support for SEL.*, SELEQZ, SELNEZ, SELEQZ.*, SELNEZ.* and CMP.condn.fmt instructions 2016-06-09 11:15:53 +00:00
MIR [llc] Add support for several run-pass options. 2016-06-10 00:52:10 +00:00
MSP430
NVPTX [NVPTX] Add intrinsics for shfl instructions. 2016-06-09 20:04:08 +00:00
PowerPC Add aliases for mfvrsave/mtvrsave. 2016-06-09 23:27:48 +00:00
SPARC [Sparc] Allow passing of empty structs. 2016-06-01 08:48:56 +00:00
SystemZ [SystemZ] Enable long displacement constraints for inline ASM operands 2016-06-09 15:19:16 +00:00
Thumb [Thumb] Select a BIC instead of AND if the immediate can be encoded more optimally negated 2016-06-09 07:39:08 +00:00
Thumb2 ARM: stop emitting blx instructions for most calls on MachO. 2016-05-10 19:17:47 +00:00
WebAssembly [WebAssembly] Emit type signatures for declared functions 2016-06-03 18:34:36 +00:00
WinEH
X86 [X86][AVX512] Added VPSLLDQ/VPSRLDQ memory fold tests 2016-06-10 09:56:20 +00:00
XCore