mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-24 05:23:45 +02:00
e3d2250295
This commit serializes the 3 scalar boolean attributes from the MachineRegisterInfo class: IsSSA, TracksRegLiveness, and TracksSubRegLiveness. These attributes are serialized as part of the machine function YAML mapping. Reviewers: Duncan P. N. Exon Smith Differential Revision: http://reviews.llvm.org/D10618 llvm-svn: 240579
37 lines
689 B
YAML
37 lines
689 B
YAML
# RUN: llc -start-after branch-folder -stop-after branch-folder -o /dev/null %s | FileCheck %s
|
|
# This test ensures that the MIR parser parses machine register info properties
|
|
# correctly.
|
|
|
|
--- |
|
|
|
|
define i32 @foo() {
|
|
entry:
|
|
ret i32 0
|
|
}
|
|
|
|
define i32 @bar() {
|
|
start:
|
|
ret i32 0
|
|
}
|
|
|
|
...
|
|
---
|
|
# CHECK: name: foo
|
|
# CHECK: isSSA: false
|
|
# CHECK-NEXT: tracksRegLiveness: false
|
|
# CHECK-NEXT: tracksSubRegLiveness: false
|
|
# CHECK: ...
|
|
name: foo
|
|
...
|
|
---
|
|
# CHECK: name: bar
|
|
# CHECK: isSSA: false
|
|
# CHECK-NEXT: tracksRegLiveness: true
|
|
# CHECK-NEXT: tracksSubRegLiveness: true
|
|
# CHECK: ...
|
|
name: bar
|
|
isSSA: false
|
|
tracksRegLiveness: true
|
|
tracksSubRegLiveness: true
|
|
...
|