mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
c3b59a654a
This adds the Armv8.4-A Trace synchronization barrier (TSB) instruction. Differential Revision: https://reviews.llvm.org/D48918 llvm-svn: 336418
24 lines
728 B
ArmAsm
24 lines
728 B
ArmAsm
// RUN: not llvm-mc -triple aarch64-none-linux-gnu -show-encoding -mattr=+v8.4a < %s 2>&1 | FileCheck %s --check-prefix=CHECK-ERROR
|
|
|
|
//------------------------------------------------------------------------------
|
|
// ARMV8.4-A Debug, Trace and PMU Extensions
|
|
//------------------------------------------------------------------------------
|
|
|
|
tsb
|
|
tsb foo
|
|
tsb #0
|
|
tsb 0
|
|
|
|
//CHECK-ERROR: error: too few operands for instruction
|
|
//CHECK-ERROR: tsb
|
|
//CHECK-ERROR: ^
|
|
//CHECK-ERROR: error: 'csync' operand expected
|
|
//CHECK-ERROR: tsb foo
|
|
//CHECK-ERROR: ^
|
|
//CHECK-ERROR: error: 'csync' operand expected
|
|
//CHECK-ERROR: tsb #0
|
|
//CHECK-ERROR: ^
|
|
//CHECK-ERROR: error: 'csync' operand expected
|
|
//CHECK-ERROR: tsb 0
|
|
//CHECK-ERROR: ^
|