mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
c168815f4b
Summary: The -mcpu=mips16 option caused the Integrated Assembler to crash because it couldn't figure out the architecture revision number to write to the .MIPS.abiflags section. This CPU definition has been removed because, like microMIPS, MIPS16 is an ASE to a base architecture. Reviewers: vkalintiris Subscribers: rkotler, llvm-commits, dsanders Differential Revision: http://reviews.llvm.org/D13656 llvm-svn: 250407
108 lines
4.2 KiB
LLVM
108 lines
4.2 KiB
LLVM
; RUN: llc -march=mipsel -mattr=mips16 -relocation-model=pic < %s | FileCheck %s -check-prefix=16
|
|
|
|
@t = global i32 10, align 4
|
|
@f = global i32 199, align 4
|
|
@a = global i32 1, align 4
|
|
@b = global i32 1000, align 4
|
|
@z1 = common global i32 0, align 4
|
|
@z2 = common global i32 0, align 4
|
|
@z3 = common global i32 0, align 4
|
|
@z4 = common global i32 0, align 4
|
|
@.str = private unnamed_addr constant [5 x i8] c"%i \0A\00", align 1
|
|
|
|
define void @calc_z() nounwind "target-cpu"="mips16" "target-features"="+mips16,+o32" {
|
|
entry:
|
|
%0 = load i32, i32* @a, align 4
|
|
%cmp = icmp ne i32 %0, 1
|
|
br i1 %cmp, label %cond.true, label %cond.false
|
|
|
|
cond.true: ; preds = %entry
|
|
%1 = load i32, i32* @f, align 4
|
|
br label %cond.end
|
|
|
|
cond.false: ; preds = %entry
|
|
%2 = load i32, i32* @t, align 4
|
|
br label %cond.end
|
|
|
|
cond.end: ; preds = %cond.false, %cond.true
|
|
%cond = phi i32 [ %1, %cond.true ], [ %2, %cond.false ]
|
|
store i32 %cond, i32* @z1, align 4
|
|
%3 = load i32, i32* @a, align 4
|
|
%cmp1 = icmp ne i32 %3, 1000
|
|
br i1 %cmp1, label %cond.true2, label %cond.false3
|
|
|
|
cond.true2: ; preds = %cond.end
|
|
%4 = load i32, i32* @t, align 4
|
|
br label %cond.end4
|
|
|
|
cond.false3: ; preds = %cond.end
|
|
%5 = load i32, i32* @f, align 4
|
|
br label %cond.end4
|
|
|
|
cond.end4: ; preds = %cond.false3, %cond.true2
|
|
%cond5 = phi i32 [ %4, %cond.true2 ], [ %5, %cond.false3 ]
|
|
store i32 %cond5, i32* @z2, align 4
|
|
%6 = load i32, i32* @b, align 4
|
|
%cmp6 = icmp ne i32 %6, 3
|
|
br i1 %cmp6, label %cond.true7, label %cond.false8
|
|
|
|
cond.true7: ; preds = %cond.end4
|
|
%7 = load i32, i32* @t, align 4
|
|
br label %cond.end9
|
|
|
|
cond.false8: ; preds = %cond.end4
|
|
%8 = load i32, i32* @f, align 4
|
|
br label %cond.end9
|
|
|
|
cond.end9: ; preds = %cond.false8, %cond.true7
|
|
%cond10 = phi i32 [ %7, %cond.true7 ], [ %8, %cond.false8 ]
|
|
store i32 %cond10, i32* @z3, align 4
|
|
%9 = load i32, i32* @b, align 4
|
|
%cmp11 = icmp ne i32 %9, 1000
|
|
br i1 %cmp11, label %cond.true12, label %cond.false13
|
|
|
|
cond.true12: ; preds = %cond.end9
|
|
%10 = load i32, i32* @f, align 4
|
|
br label %cond.end14
|
|
|
|
cond.false13: ; preds = %cond.end9
|
|
%11 = load i32, i32* @t, align 4
|
|
br label %cond.end14
|
|
|
|
cond.end14: ; preds = %cond.false13, %cond.true12
|
|
%cond15 = phi i32 [ %10, %cond.true12 ], [ %11, %cond.false13 ]
|
|
store i32 %cond15, i32* @z4, align 4
|
|
ret void
|
|
}
|
|
|
|
define i32 @main() nounwind "target-cpu"="mips16" "target-features"="+mips16,+o32" {
|
|
entry:
|
|
call void @calc_z() "target-cpu"="mips16" "target-features"="+mips16,+o32"
|
|
%0 = load i32, i32* @z1, align 4
|
|
%call = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0), i32 %0) "target-cpu"="mips16" "target-features"="+mips16,+o32"
|
|
%1 = load i32, i32* @z2, align 4
|
|
%call1 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0), i32 %1) "target-cpu"="mips16" "target-features"="+mips16,+o32"
|
|
%2 = load i32, i32* @z3, align 4
|
|
%call2 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0), i32 %2) "target-cpu"="mips16" "target-features"="+mips16,+o32"
|
|
%3 = load i32, i32* @z4, align 4
|
|
%call3 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0), i32 %3) "target-cpu"="mips16" "target-features"="+mips16,+o32"
|
|
ret i32 0
|
|
}
|
|
|
|
declare i32 @printf(i8*, ...) "target-cpu"="mips16" "target-features"="+mips16,+o32"
|
|
|
|
attributes #0 = { nounwind "target-cpu"="mips16" "target-features"="+mips16,+o32" }
|
|
attributes #1 = { "target-cpu"="mips16" "target-features"="+mips16,+o32" }
|
|
|
|
; 16: cmpi ${{[0-9]+}}, 1 # 16 bit inst
|
|
; 16: bteqz $BB{{[0-9]+}}_{{[0-9]}}
|
|
|
|
; 16: cmpi ${{[0-9]+}}, 1000
|
|
; 16: bteqz $BB{{[0-9]+}}_{{[0-9]}}
|
|
|
|
; 16: cmpi ${{[0-9]+}}, 3 # 16 bit inst
|
|
; 16: bteqz $BB{{[0-9]+}}_{{[0-9]}}
|
|
|
|
; 16: cmpi ${{[0-9]+}}, 1000
|
|
; 16: bteqz $BB{{[0-9]+}}_{{[0-9]}}
|