1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
llvm-mirror/test/CodeGen
2016-06-13 02:36:48 +00:00
..
AArch64 [IRTranslator] Support the translation of or. 2016-06-10 20:50:35 +00:00
AMDGPU AMDGPU/SI: Don't use fixup_si_rodata for scratch rsrc relocations 2016-06-10 19:26:38 +00:00
ARM Reapply "[MBP] Reduce code size by running tail merging in MBP."" 2016-06-09 15:24:29 +00:00
BPF
Generic Move CodeGen test from Generic to X86 specific directory 2016-06-10 19:14:01 +00:00
Hexagon
Inputs
Lanai
Mips [mips][microMIPS] Add CodeGen support for SEL.*, SELEQZ, SELNEZ, SELEQZ.*, SELNEZ.* and CMP.condn.fmt instructions 2016-06-09 11:15:53 +00:00
MIR [llc] Add support for several run-pass options. 2016-06-10 00:52:10 +00:00
MSP430
NVPTX [NVPTX] Add intrinsics for shfl instructions. 2016-06-09 20:04:08 +00:00
PowerPC Add aliases for mfvrsave/mtvrsave. 2016-06-09 23:27:48 +00:00
SPARC
SystemZ [SystemZ] Support Compare and Traps 2016-06-10 19:58:10 +00:00
Thumb [Thumb] Select a BIC instead of AND if the immediate can be encoded more optimally negated 2016-06-09 07:39:08 +00:00
Thumb2
WebAssembly [WebAssembly] Emit type signatures for declared functions 2016-06-03 18:34:36 +00:00
WinEH
X86 [AVX512] Remove maksed pshufd, pshuflw, and phufhw intrinsics and autoupgrade them to selects and shufflevector. 2016-06-13 02:36:48 +00:00
XCore