mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 11:33:24 +02:00
7155e98904
flags. They are still not enable in this revision. Added TargetInstrInfo::isZeroCost() to fix a fundamental problem with the scheduler's model of operand latency in the selection DAG. Generalized unit tests to work with sched-cycles. llvm-svn: 123969
34 lines
743 B
LLVM
34 lines
743 B
LLVM
; RUN: llc < %s -march=arm -mattr=+vfp3 | FileCheck %s
|
|
|
|
define float @t1(float %x) nounwind readnone optsize {
|
|
entry:
|
|
; CHECK: t1:
|
|
; CHECK: vmov.f32 s{{.*}}, #4.000000e+00
|
|
%0 = fadd float %x, 4.000000e+00
|
|
ret float %0
|
|
}
|
|
|
|
define double @t2(double %x) nounwind readnone optsize {
|
|
entry:
|
|
; CHECK: t2:
|
|
; CHECK: vmov.f64 d{{.*}}, #3.000000e+00
|
|
%0 = fadd double %x, 3.000000e+00
|
|
ret double %0
|
|
}
|
|
|
|
define double @t3(double %x) nounwind readnone optsize {
|
|
entry:
|
|
; CHECK: t3:
|
|
; CHECK: vmov.f64 d{{.*}}, #-1.300000e+01
|
|
%0 = fmul double %x, -1.300000e+01
|
|
ret double %0
|
|
}
|
|
|
|
define float @t4(float %x) nounwind readnone optsize {
|
|
entry:
|
|
; CHECK: t4:
|
|
; CHECK: vmov.f32 s{{.*}}, #-2.400000e+01
|
|
%0 = fmul float %x, -2.400000e+01
|
|
ret float %0
|
|
}
|