| .. |
|
Alpha
|
Make promotion in operation legalization for SETCC work correctly.
|
2009-07-17 05:16:04 +00:00 |
|
ARM
|
fix an arm codegen bug (the same as PR4482 on ppc) where available_externally
|
2009-07-15 04:12:33 +00:00 |
|
CBackend
|
Fix an erroneous check for isFNeg; the FNeg case is handled
|
2009-06-04 23:43:29 +00:00 |
|
CellSPU
|
Add some generic expansion logic for SMULO and UMULO. Fixes UMULO
|
2009-06-16 06:58:29 +00:00 |
|
CPP
|
Fix code emission for conditional branches.
|
2009-05-04 19:10:38 +00:00 |
|
Generic
|
remove tests for removed intrinsics.
|
2009-07-12 21:30:06 +00:00 |
|
IA64
|
|
|
|
Mips
|
Split the Add, Sub, and Mul instruction opcodes into separate
|
2009-06-04 22:49:04 +00:00 |
|
MSP430
|
Split the Add, Sub, and Mul instruction opcodes into separate
|
2009-06-04 22:49:04 +00:00 |
|
PowerPC
|
Teach MachineInstr::isRegTiedToDefOperand() to correctly parse inline asm operands.
|
2009-07-16 20:58:34 +00:00 |
|
SPARC
|
Split the Add, Sub, and Mul instruction opcodes into separate
|
2009-06-04 22:49:04 +00:00 |
|
SystemZ
|
Enable cross register class coalescing.
|
2009-07-18 02:10:10 +00:00 |
|
Thumb
|
Smarter isel of ldrsb / ldrsh. Only make use of these when [r,r] address is feasible.
|
2009-07-11 07:08:13 +00:00 |
|
Thumb2
|
Emit cross regclass register moves for thumb2.
|
2009-07-16 23:26:06 +00:00 |
|
X86
|
Catch more coalescing opportunities.
|
2009-07-18 04:52:23 +00:00 |
|
XCore
|
Combine an unaligned store of unaligned load into a memmove.
|
2009-07-16 12:50:48 +00:00 |
