mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
3880641c3c
The Verifier is separate from the MachineVerifier, so move it to a different directory. Some other verifier tests were scattered in target codegen tests as well (although I'm sure I missed some). Work towards using a more consistent naming scheme to make it clearer where the gaps still are for generic instructions. llvm-svn: 354138
29 lines
880 B
YAML
29 lines
880 B
YAML
# RUN: not llc -o - -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
|
|
# REQUIRES: global-isel, aarch64-registered-target
|
|
|
|
---
|
|
name: test_sextload
|
|
legalized: true
|
|
regBankSelected: false
|
|
selected: false
|
|
tracksRegLiveness: true
|
|
liveins:
|
|
body: |
|
|
bb.0:
|
|
|
|
; CHECK: Bad machine code: Generic memory instruction must access a pointer
|
|
%0:_(s64) = G_CONSTANT i32 0
|
|
%1:_(s32) = G_SEXTLOAD %0 :: (load 1)
|
|
|
|
; CHECK: *** Bad machine code: Generic instruction accessing memory must have one mem operand ***
|
|
%2:_(p0) = G_IMPLICIT_DEF
|
|
%3:_(s64) = G_SEXTLOAD %2
|
|
|
|
; CHECK: Bad machine code: Generic extload must have a narrower memory type
|
|
; CHECK: Bad machine code: Generic extload must have a narrower memory type
|
|
|
|
%4:_(s64) = G_SEXTLOAD %2 :: (load 8)
|
|
%5:_(s64) = G_SEXTLOAD %2 :: (load 16)
|
|
|
|
...
|