mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
fe0580f6c0
- Add a new TableGen backend: CodeBeads - Add support to generate logical operand information For the first item, it is currently a workaround of M68k's (complex) instruction encoding. A typical architecture, especially CISC one like X86, normally uses `MCInstrDesc::TSFlags` to carry instruction encoding info. However, at the early days of M68k backend development, we found it difficult to fit every possible encoding into the 64-bit `MCInstrDesc::TSFlags`. Therefore CodeBeads was invented to provide an alternative, arbitrary length container for instruciton encoding info. However, in the long term we incline not to use a new TG backend for less common pattern like what we encountered in M68k. A bug has been created to host to discussion on migrating from CodeBeads to more concise solution: https://bugs.llvm.org/show_bug.cgi?id=48792 The second item was also served for similar purpose. It created utility functions that tell you the index of a `MachineOperand` in a `MachineInst` given a logical operand index. In normal cases a logical operand is the same as `MachineOperand`, but for operands using complex addressing mode a logical operand might be consisting of multiple `MachineOperand`. The TableGen-ed `getLogicalOperandIdx`, for instance, can give you the mapping between these two concepts. Nevertheless, we hope to remove this feature in the future if possible. Since it's not really useful for the targets supported by LLVM now either. Authors: myhsu, m4yers, glaubitz Differential Revision: https://reviews.llvm.org/D88385
62 lines
1.4 KiB
CMake
62 lines
1.4 KiB
CMake
add_subdirectory(GlobalISel)
|
|
|
|
set(LLVM_LINK_COMPONENTS Support)
|
|
|
|
add_tablegen(llvm-tblgen LLVM
|
|
AsmMatcherEmitter.cpp
|
|
AsmWriterEmitter.cpp
|
|
AsmWriterInst.cpp
|
|
Attributes.cpp
|
|
CallingConvEmitter.cpp
|
|
CodeBeadsGen.cpp
|
|
CodeEmitterGen.cpp
|
|
CodeGenDAGPatterns.cpp
|
|
CodeGenHwModes.cpp
|
|
CodeGenInstruction.cpp
|
|
CodeGenMapTable.cpp
|
|
CodeGenRegisters.cpp
|
|
CodeGenSchedule.cpp
|
|
CodeGenTarget.cpp
|
|
DAGISelEmitter.cpp
|
|
DAGISelMatcherEmitter.cpp
|
|
DAGISelMatcherGen.cpp
|
|
DAGISelMatcherOpt.cpp
|
|
DAGISelMatcher.cpp
|
|
DFAEmitter.cpp
|
|
DFAPacketizerEmitter.cpp
|
|
DirectiveEmitter.cpp
|
|
DisassemblerEmitter.cpp
|
|
ExegesisEmitter.cpp
|
|
FastISelEmitter.cpp
|
|
FixedLenDecoderEmitter.cpp
|
|
GICombinerEmitter.cpp
|
|
GlobalISelEmitter.cpp
|
|
InfoByHwMode.cpp
|
|
InstrInfoEmitter.cpp
|
|
InstrDocsEmitter.cpp
|
|
IntrinsicEmitter.cpp
|
|
OptEmitter.cpp
|
|
OptParserEmitter.cpp
|
|
OptRSTEmitter.cpp
|
|
PredicateExpander.cpp
|
|
PseudoLoweringEmitter.cpp
|
|
RISCVCompressInstEmitter.cpp
|
|
RegisterBankEmitter.cpp
|
|
RegisterInfoEmitter.cpp
|
|
SDNodeProperties.cpp
|
|
SearchableTableEmitter.cpp
|
|
SubtargetEmitter.cpp
|
|
SubtargetFeatureInfo.cpp
|
|
TableGen.cpp
|
|
Types.cpp
|
|
X86DisassemblerTables.cpp
|
|
X86EVEX2VEXTablesEmitter.cpp
|
|
X86FoldTablesEmitter.cpp
|
|
X86ModRMFilters.cpp
|
|
X86RecognizableInstr.cpp
|
|
WebAssemblyDisassemblerEmitter.cpp
|
|
CTagsEmitter.cpp
|
|
)
|
|
target_link_libraries(llvm-tblgen PRIVATE LLVMTableGenGlobalISel)
|
|
set_target_properties(llvm-tblgen PROPERTIES FOLDER "Tablegenning")
|