mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 16:33:37 +01:00
82 lines
3.9 KiB
TableGen
82 lines
3.9 KiB
TableGen
//===- MBlaze.td - Describe the MBlaze Target Machine ------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
// This is the top level entry point for the MBlaze target.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Target-independent interfaces
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Register File, Calling Conv, Instruction Descriptions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "MBlazeRegisterInfo.td"
|
|
include "MBlazeSchedule.td"
|
|
include "MBlazeIntrinsics.td"
|
|
include "MBlazeInstrInfo.td"
|
|
include "MBlazeCallingConv.td"
|
|
|
|
def MBlazeInstrInfo : InstrInfo;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Microblaze Subtarget features //
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def FeaturePipe3 : SubtargetFeature<"pipe3", "HasPipe3", "true",
|
|
"Implements 3-stage pipeline.">;
|
|
def FeatureBarrel : SubtargetFeature<"barrel", "HasBarrel", "true",
|
|
"Implements barrel shifter.">;
|
|
def FeatureDiv : SubtargetFeature<"div", "HasDiv", "true",
|
|
"Implements hardware divider.">;
|
|
def FeatureMul : SubtargetFeature<"mul", "HasMul", "true",
|
|
"Implements hardware multiplier.">;
|
|
def FeatureFSL : SubtargetFeature<"fsl", "HasFSL", "true",
|
|
"Implements FSL instructions.">;
|
|
def FeatureEFSL : SubtargetFeature<"efsl", "HasEFSL", "true",
|
|
"Implements extended FSL instructions.">;
|
|
def FeatureMSRSet : SubtargetFeature<"msrset", "HasMSRSet", "true",
|
|
"Implements MSR register set and clear.">;
|
|
def FeatureException : SubtargetFeature<"exception", "HasException", "true",
|
|
"Implements hardware exception support.">;
|
|
def FeaturePatCmp : SubtargetFeature<"patcmp", "HasPatCmp", "true",
|
|
"Implements pattern compare instruction.">;
|
|
def FeatureFPU : SubtargetFeature<"fpu", "HasFPU", "true",
|
|
"Implements floating point unit.">;
|
|
def FeatureESR : SubtargetFeature<"esr", "HasESR", "true",
|
|
"Implements ESR and EAR registers">;
|
|
def FeaturePVR : SubtargetFeature<"pvr", "HasPVR", "true",
|
|
"Implements processor version register.">;
|
|
def FeatureMul64 : SubtargetFeature<"mul64", "HasMul64", "true",
|
|
"Implements multiplier with 64-bit result">;
|
|
def FeatureSqrt : SubtargetFeature<"sqrt", "HasSqrt", "true",
|
|
"Implements sqrt and floating point convert.">;
|
|
def FeatureMMU : SubtargetFeature<"mmu", "HasMMU", "true",
|
|
"Implements memory management unit.">;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// MBlaze processors supported.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, MBlazeGenericItineraries, Features>;
|
|
|
|
|
|
def : Proc<"v400", []>;
|
|
def : Proc<"v500", []>;
|
|
def : Proc<"v600", []>;
|
|
def : Proc<"v700", []>;
|
|
def : Proc<"v710", []>;
|
|
|
|
def MBlaze : Target {
|
|
let InstructionSet = MBlazeInstrInfo;
|
|
}
|