RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity
llvm-mirror/test/MC
History
Thomas Johnson 4866aceb76 [ARC] Add tablegen definition for the Find Leading Set (FLS) instruction 
Differential Revision: https://reviews.llvm.org/D106602
2021-07-22 17:42:25 -07:00
..
AArch64
[AArch64][SME] Improve diagnostic for vector select register
2021-07-22 13:46:40 +00:00
AMDGPU
[AMDGPU] Add VReg_192/VReg_224 support for MIMG instructions
2021-07-22 10:42:15 +09:00
ARM
[clang] Use i64 for the !srcloc metadata on asm IR nodes.
2021-07-22 10:24:52 +01:00
AsmParser
[MCParser][z/OS] Mark a few tests as unsupported for the z/OS Target
2021-07-05 11:06:52 -04:00
AVR
[AVR] Add register aliases XL, YH, etc
2021-03-03 15:36:05 +01:00
BPF
[test] llvm/test/: change llvm-objdump single-dash long options to double-dash options
2020-03-15 17:46:23 -07:00
COFF
[AArch64][X86] Allow 64-bit label differences lower to IMAGE_REL_*_REL32
2021-06-21 14:32:25 -07:00
CSKY
[CSKY 6/n] Add support branch and symbol series instruction
2021-04-20 15:36:49 +08:00
Disassembler
[ARC] Add tablegen definition for the Find Leading Set (FLS) instruction
2021-07-22 17:42:25 -07:00
ELF
[test] Avoid llvm-readelf/llvm-readobj one-dash long options and deprecated aliases (e.g. --file-headers)
2021-07-15 10:26:21 -07:00
Hexagon
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
2021-05-24 19:43:40 +02:00
Lanai
…
M68k
[M68k][test][NFC] Scrubing some tests
2021-05-05 17:48:28 -07:00
MachO
[test] Avoid llvm-readelf/llvm-readobj one-dash long options and deprecated aliases (e.g. --file-headers)
2021-07-15 10:26:21 -07:00
Mips
[MC] Remove unneeded "in '.xxx' directive" from diagnostics
2021-05-04 13:30:29 -07:00
MSP430
[llvm-readobj] Update tests because of changes in llvm-readobj behavior
2020-07-20 10:39:04 +01:00
PowerPC
[AIX] Enable dollar sign as PC in inlineasm
2021-07-14 13:37:52 +00:00
RISCV
[RISCV] Teach RISCVMatInt about cases where it can use LUI+SLLI to replace LUI+ADDI+SLLI for large constants.
2021-07-20 09:22:06 -07:00
Sparc
[SPARC] recognize the "rd %pc, reg" special form
2021-05-23 22:52:59 +02:00
SystemZ
[SystemZ] Add support for .reloc assembler directive
2021-06-25 21:51:10 +02:00
VE
[VE] Add missing BCR format
2020-10-29 23:30:49 +09:00
WebAssembly
[WebAssembly] Generate R_WASM_FUNCTION_OFFSET relocs in debuginfo sections
2021-07-19 14:02:33 -07:00
X86
[X86] Fix handling of maskmovdqu in X32
2021-07-15 22:56:08 +01:00
XCOFF
[AIX] Add dummy XCOFF MCAsmParserExtension
2021-07-02 16:12:21 +00:00