mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-30 15:32:52 +01:00
520d26e773
* lib/Target/Hexagon/HexagonInstrInfo.td: Add patterns to combine a sequence of a pair of i32->i64 extensions followed by a "bitwise or" into COMBINE_rr. * lib/Target/Hexagon/HexagonPeephole.cpp: Copy propagate Rx in the instruction Rp = COMBINE_Ir_V4(0, Rx) to the uses of Rp:subreg_loreg. * test/CodeGen/Hexagon/union-1.ll: New test. * test/CodeGen/Hexagon/combine_ir.ll: Fix test. llvm-svn: 180946
51 lines
1.2 KiB
LLVM
51 lines
1.2 KiB
LLVM
; RUN: llc -march=hexagon -mcpu=hexagonv4 < %s | FileCheck %s
|
|
; CHECK: word
|
|
; CHECK: combine(#0
|
|
|
|
define void @word(i32* nocapture %a) nounwind {
|
|
entry:
|
|
%0 = load i32* %a, align 4, !tbaa !0
|
|
%1 = zext i32 %0 to i64
|
|
tail call void @bar(i64 %1) nounwind
|
|
ret void
|
|
}
|
|
|
|
declare void @bar(i64)
|
|
|
|
; CHECK: halfword
|
|
; CHECK: combine(#0
|
|
|
|
define void @halfword(i16* nocapture %a) nounwind {
|
|
entry:
|
|
%0 = load i16* %a, align 2, !tbaa !3
|
|
%1 = zext i16 %0 to i64
|
|
%add.ptr = getelementptr inbounds i16* %a, i32 1
|
|
%2 = load i16* %add.ptr, align 2, !tbaa !3
|
|
%3 = zext i16 %2 to i64
|
|
%4 = shl nuw nsw i64 %3, 16
|
|
%ins = or i64 %4, %1
|
|
tail call void @bar(i64 %ins) nounwind
|
|
ret void
|
|
}
|
|
|
|
; CHECK: byte
|
|
; CHECK: combine(#0
|
|
|
|
define void @byte(i8* nocapture %a) nounwind {
|
|
entry:
|
|
%0 = load i8* %a, align 1, !tbaa !1
|
|
%1 = zext i8 %0 to i64
|
|
%add.ptr = getelementptr inbounds i8* %a, i32 1
|
|
%2 = load i8* %add.ptr, align 1, !tbaa !1
|
|
%3 = zext i8 %2 to i64
|
|
%4 = shl nuw nsw i64 %3, 8
|
|
%ins = or i64 %4, %1
|
|
tail call void @bar(i64 %ins) nounwind
|
|
ret void
|
|
}
|
|
|
|
!0 = metadata !{metadata !"int", metadata !1}
|
|
!1 = metadata !{metadata !"omnipotent char", metadata !2}
|
|
!2 = metadata !{metadata !"Simple C/C++ TBAA"}
|
|
!3 = metadata !{metadata !"short", metadata !1}
|