mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
5f4014e773
Summary: When checking if an instruction stores to a given frame index, check that the instruction can write to memory before looking at the memory operands list to avoid e.g. DBG_VALUE instructions that reference a frame index preventing a load from that index from being hoisted. Reviewers: dblaikie, MatzeB, qcolombet, reames, javed.absar Subscribers: mcrosier, llvm-commits Differential Revision: https://reviews.llvm.org/D46284 llvm-svn: 331549
33 lines
754 B
YAML
33 lines
754 B
YAML
# RUN: llc -mtriple=aarch64 -run-pass machinelicm -verify-machineinstrs -o - %s | FileCheck %s
|
|
---
|
|
name: test
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gpr64 }
|
|
stack:
|
|
- { id: 0, size: 8, type: spill-slot }
|
|
body: |
|
|
bb.0:
|
|
; CHECK-LABEL: name: test
|
|
; CHECK-LABEL: bb.0:
|
|
; CHECK: $x2 = LDRXui %stack.0, 0
|
|
liveins: $x0, $x1, $x2
|
|
B %bb.1
|
|
|
|
bb.1:
|
|
; CHECK-LABEL: bb.1:
|
|
; CHECK-NOT: $x2 = LDRXui %stack.0, 0
|
|
liveins: $x0
|
|
DBG_VALUE %stack.0, 0
|
|
$x2 = LDRXui %stack.0, 0 :: (load 8 from %stack.0)
|
|
$x0 = ADDXrr $x0, $x2
|
|
$xzr = SUBSXri $x0, 1, 0, implicit-def $nzcv
|
|
Bcc 11, %bb.1, implicit $nzcv
|
|
B %bb.2
|
|
|
|
bb.2:
|
|
liveins: $x0
|
|
%0 = COPY $x0
|
|
%0 = COPY $x0 ; Force isSSA = false.
|
|
...
|