1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 04:22:57 +02:00
llvm-mirror/test/CodeGen
Chad Rosier a721fc4419 Add newline.
llvm-svn: 160006
2012-07-10 17:57:00 +00:00
..
ARM Teach the DAG combiner to turn sitofp/uitofp from i1 into a conditional move, since there are only two possible values. 2012-07-09 20:31:12 +00:00
CellSPU Convert all tests using TCL-style quoting to use shell-style quoting. 2012-07-02 12:47:22 +00:00
CPP
Generic Extend TargetPassConfig to allow running only a subset of the normal passes. 2012-07-02 19:48:45 +00:00
Hexagon Enable all Hexagon tests. 2012-05-15 16:13:12 +00:00
MBlaze
Mips Make register Mips::RA allocatable if not in mips16 mode. 2012-07-10 00:19:06 +00:00
MSP430 These tests used intrinsics with the wrong prototype. They weren't caught because 2012-05-27 19:35:41 +00:00
NVPTX Add llvm.fabs intrinsic. 2012-05-28 21:48:37 +00:00
PowerPC Fix the remaining TCL-style quotes found in the testsuite. This is 2012-07-02 19:09:46 +00:00
SPARC test/CodeGen/SPARC/private.ll: Fixup. Forgot to prune old RUN lines. 2012-07-03 04:29:20 +00:00
Thumb Fix the remaining TCL-style quotes found in the testsuite. This is 2012-07-02 19:09:46 +00:00
Thumb2 Fix the remaining TCL-style quotes found in the testsuite. This is 2012-07-02 19:09:46 +00:00
X86 Add newline. 2012-07-10 17:57:00 +00:00
XCore Fix pattern for MKMSK instruction. 2012-06-13 17:59:12 +00:00