mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 12:43:36 +01:00
38373542a1
cleanup, removed some #includes and moved Object Code Emitter out-of-line. llvm-svn: 74813
100 lines
3.9 KiB
C++
100 lines
3.9 KiB
C++
//===-- AlphaTargetMachine.h - Define TargetMachine for Alpha ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the Alpha-specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef ALPHA_TARGETMACHINE_H
|
|
#define ALPHA_TARGETMACHINE_H
|
|
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Target/TargetData.h"
|
|
#include "llvm/Target/TargetFrameInfo.h"
|
|
#include "AlphaInstrInfo.h"
|
|
#include "AlphaJITInfo.h"
|
|
#include "AlphaISelLowering.h"
|
|
#include "AlphaSubtarget.h"
|
|
|
|
namespace llvm {
|
|
|
|
class GlobalValue;
|
|
|
|
class AlphaTargetMachine : public LLVMTargetMachine {
|
|
const TargetData DataLayout; // Calculates type size & alignment
|
|
AlphaInstrInfo InstrInfo;
|
|
TargetFrameInfo FrameInfo;
|
|
AlphaJITInfo JITInfo;
|
|
AlphaSubtarget Subtarget;
|
|
AlphaTargetLowering TLInfo;
|
|
|
|
protected:
|
|
virtual const TargetAsmInfo *createTargetAsmInfo() const;
|
|
|
|
// To avoid having target depend on the asmprinter stuff libraries, asmprinter
|
|
// set this functions to ctor pointer at startup time if they are linked in.
|
|
typedef FunctionPass *(*AsmPrinterCtorFn)(raw_ostream &o,
|
|
TargetMachine &tm,
|
|
bool verbose);
|
|
static AsmPrinterCtorFn AsmPrinterCtor;
|
|
|
|
public:
|
|
AlphaTargetMachine(const Module &M, const std::string &FS);
|
|
|
|
virtual const AlphaInstrInfo *getInstrInfo() const { return &InstrInfo; }
|
|
virtual const TargetFrameInfo *getFrameInfo() const { return &FrameInfo; }
|
|
virtual const AlphaSubtarget *getSubtargetImpl() const{ return &Subtarget; }
|
|
virtual const AlphaRegisterInfo *getRegisterInfo() const {
|
|
return &InstrInfo.getRegisterInfo();
|
|
}
|
|
virtual AlphaTargetLowering* getTargetLowering() const {
|
|
return const_cast<AlphaTargetLowering*>(&TLInfo);
|
|
}
|
|
virtual const TargetData *getTargetData() const { return &DataLayout; }
|
|
virtual AlphaJITInfo* getJITInfo() {
|
|
return &JITInfo;
|
|
}
|
|
|
|
static unsigned getJITMatchQuality();
|
|
static unsigned getModuleMatchQuality(const Module &M);
|
|
|
|
// Pass Pipeline Configuration
|
|
virtual bool addInstSelector(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
|
virtual bool addPreEmitPass(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
|
virtual bool addAssemblyEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool Verbose, raw_ostream &Out);
|
|
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm, MachineCodeEmitter &MCE);
|
|
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm, JITCodeEmitter &JCE);
|
|
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm, ObjectCodeEmitter &JCE);
|
|
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm,
|
|
MachineCodeEmitter &MCE);
|
|
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm,
|
|
JITCodeEmitter &JCE);
|
|
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm,
|
|
ObjectCodeEmitter &OCE);
|
|
|
|
static void registerAsmPrinter(AsmPrinterCtorFn F) {
|
|
AsmPrinterCtor = F;
|
|
}
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|