mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 16:33:37 +01:00
134b2a5907
DAG scheduling during isel. Most new functionality is currently guarded by -enable-sched-cycles and -enable-sched-hazard. Added InstrItineraryData::IssueWidth field, currently derived from ARM itineraries, but could be initialized differently on other targets. Added ScheduleHazardRecognizer::MaxLookAhead to indicate whether it is active, and if so how many cycles of state it holds. Added SchedulingPriorityQueue::HasReadyFilter to allowing gating entry into the scheduler's available queue. ScoreboardHazardRecognizer now accesses the ScheduleDAG in order to get information about it's SUnits, provides RecedeCycle for bottom-up scheduling, correctly computes scoreboard depth, tracks IssueCount, and considers potential stall cycles when checking for hazards. ScheduleDAGRRList now models machine cycles and hazards (under flags). It tracks MinAvailableCycle, drives the hazard recognizer and priority queue's ready filter, manages a new PendingQueue, properly accounts for stall cycles, etc. llvm-svn: 122541
55 lines
1.6 KiB
C++
55 lines
1.6 KiB
C++
//===-- ARMHazardRecognizer.h - ARM Hazard Recognizers ----------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines hazard recognizers for scheduling ARM functions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef ARMHAZARDRECOGNIZER_H
|
|
#define ARMHAZARDRECOGNIZER_H
|
|
|
|
#include "llvm/CodeGen/ScoreboardHazardRecognizer.h"
|
|
|
|
namespace llvm {
|
|
|
|
class ARMBaseInstrInfo;
|
|
class ARMBaseRegisterInfo;
|
|
class ARMSubtarget;
|
|
class MachineInstr;
|
|
|
|
class ARMHazardRecognizer : public ScoreboardHazardRecognizer {
|
|
const ARMBaseInstrInfo &TII;
|
|
const ARMBaseRegisterInfo &TRI;
|
|
const ARMSubtarget &STI;
|
|
|
|
MachineInstr *LastMI;
|
|
unsigned FpMLxStalls;
|
|
unsigned ITBlockSize; // No. of MIs in current IT block yet to be scheduled.
|
|
MachineInstr *ITBlockMIs[4];
|
|
|
|
public:
|
|
ARMHazardRecognizer(const InstrItineraryData *ItinData,
|
|
const ARMBaseInstrInfo &tii,
|
|
const ARMBaseRegisterInfo &tri,
|
|
const ARMSubtarget &sti,
|
|
const ScheduleDAG *DAG) :
|
|
ScoreboardHazardRecognizer(ItinData, DAG, "post-RA-sched"), TII(tii),
|
|
TRI(tri), STI(sti), LastMI(0), ITBlockSize(0) {}
|
|
|
|
virtual HazardType getHazardType(SUnit *SU, int Stalls);
|
|
virtual void Reset();
|
|
virtual void EmitInstruction(SUnit *SU);
|
|
virtual void AdvanceCycle();
|
|
virtual void RecedeCycle();
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // ARMHAZARDRECOGNIZER_H
|