mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
4ab4d5df20
There are now quite a few SVE tests in LLVM and Clang that do not emit warnings related to invalid use of EVT::getVectorNumElements() and VectorType::getNumElements(). For these tests I have added additional checks that there are no warnings in order to prevent any future regressions. Differential Revision: https://reviews.llvm.org/D80712
227 lines
7.2 KiB
LLVM
227 lines
7.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve < %s 2>%t | FileCheck %s
|
|
; RUN: FileCheck --check-prefix=WARN --allow-empty %s <%t
|
|
|
|
; WARN-NOT: warning
|
|
|
|
define <vscale x 16 x i8> @test_lane0_16xi8(<vscale x 16 x i8> %a) {
|
|
; CHECK-LABEL: test_lane0_16xi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.b, vl1
|
|
; CHECK-NEXT: mov w8, #30
|
|
; CHECK-NEXT: mov z0.b, p0/m, w8
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 16 x i8> %a, i8 30, i32 0
|
|
ret <vscale x 16 x i8> %b
|
|
}
|
|
|
|
define <vscale x 8 x i16> @test_lane0_8xi16(<vscale x 8 x i16> %a) {
|
|
; CHECK-LABEL: test_lane0_8xi16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.h, vl1
|
|
; CHECK-NEXT: mov w8, #30
|
|
; CHECK-NEXT: mov z0.h, p0/m, w8
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 8 x i16> %a, i16 30, i32 0
|
|
ret <vscale x 8 x i16> %b
|
|
}
|
|
|
|
define <vscale x 4 x i32> @test_lane0_4xi32(<vscale x 4 x i32> %a) {
|
|
; CHECK-LABEL: test_lane0_4xi32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.s, vl1
|
|
; CHECK-NEXT: mov w8, #30
|
|
; CHECK-NEXT: mov z0.s, p0/m, w8
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 4 x i32> %a, i32 30, i32 0
|
|
ret <vscale x 4 x i32> %b
|
|
}
|
|
|
|
define <vscale x 2 x i64> @test_lane0_2xi64(<vscale x 2 x i64> %a) {
|
|
; CHECK-LABEL: test_lane0_2xi64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ptrue p0.d, vl1
|
|
; CHECK-NEXT: mov w8, #30
|
|
; CHECK-NEXT: mov z0.d, p0/m, x8
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 2 x i64> %a, i64 30, i32 0
|
|
ret <vscale x 2 x i64> %b
|
|
}
|
|
|
|
define <vscale x 2 x double> @test_lane0_2xf64(<vscale x 2 x double> %a) {
|
|
; CHECK-LABEL: test_lane0_2xf64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: fmov d1, #1.00000000
|
|
; CHECK-NEXT: ptrue p0.d, vl1
|
|
; CHECK-NEXT: mov z0.d, p0/m, z1.d
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 2 x double> %a, double 1.0, i32 0
|
|
ret <vscale x 2 x double> %b
|
|
}
|
|
|
|
define <vscale x 4 x float> @test_lane0_4xf32(<vscale x 4 x float> %a) {
|
|
; CHECK-LABEL: test_lane0_4xf32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: fmov s1, #1.00000000
|
|
; CHECK-NEXT: ptrue p0.s, vl1
|
|
; CHECK-NEXT: mov z0.s, p0/m, z1.s
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 4 x float> %a, float 1.0, i32 0
|
|
ret <vscale x 4 x float> %b
|
|
}
|
|
|
|
define <vscale x 8 x half> @test_lane0_8xf16(<vscale x 8 x half> %a) {
|
|
; CHECK-LABEL: test_lane0_8xf16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: fmov h1, #1.00000000
|
|
; CHECK-NEXT: ptrue p0.h, vl1
|
|
; CHECK-NEXT: mov z0.h, p0/m, z1.h
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 8 x half> %a, half 1.0, i32 0
|
|
ret <vscale x 8 x half> %b
|
|
}
|
|
|
|
; Undefined lane insert
|
|
define <vscale x 2 x i64> @test_lane4_2xi64(<vscale x 2 x i64> %a) {
|
|
; CHECK-LABEL: test_lane4_2xi64:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov w8, #4
|
|
; CHECK-NEXT: index z1.d, #0, #1
|
|
; CHECK-NEXT: ptrue p0.d
|
|
; CHECK-NEXT: mov z2.d, x8
|
|
; CHECK-NEXT: cmpeq p0.d, p0/z, z1.d, z2.d
|
|
; CHECK-NEXT: mov w8, #30
|
|
; CHECK-NEXT: mov z0.d, p0/m, x8
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 2 x i64> %a, i64 30, i32 4
|
|
ret <vscale x 2 x i64> %b
|
|
}
|
|
|
|
; Undefined lane insert
|
|
define <vscale x 8 x half> @test_lane9_8xf16(<vscale x 8 x half> %a) {
|
|
; CHECK-LABEL: test_lane9_8xf16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov w8, #9
|
|
; CHECK-NEXT: index z1.h, #0, #1
|
|
; CHECK-NEXT: ptrue p0.h
|
|
; CHECK-NEXT: mov z2.h, w8
|
|
; CHECK-NEXT: cmpeq p0.h, p0/z, z1.h, z2.h
|
|
; CHECK-NEXT: fmov h1, #1.00000000
|
|
; CHECK-NEXT: mov z0.h, p0/m, h1
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 8 x half> %a, half 1.0, i32 9
|
|
ret <vscale x 8 x half> %b
|
|
}
|
|
|
|
define <vscale x 16 x i8> @test_lane1_16xi8(<vscale x 16 x i8> %a) {
|
|
; CHECK-LABEL: test_lane1_16xi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov w8, #1
|
|
; CHECK-NEXT: index z1.b, #0, #1
|
|
; CHECK-NEXT: ptrue p0.b
|
|
; CHECK-NEXT: mov z2.b, w8
|
|
; CHECK-NEXT: cmpeq p0.b, p0/z, z1.b, z2.b
|
|
; CHECK-NEXT: mov w8, #30
|
|
; CHECK-NEXT: mov z0.b, p0/m, w8
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 16 x i8> %a, i8 30, i32 1
|
|
ret <vscale x 16 x i8> %b
|
|
}
|
|
|
|
define <vscale x 16 x i8> @test_lanex_16xi8(<vscale x 16 x i8> %a, i32 %x) {
|
|
; CHECK-LABEL: test_lanex_16xi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: // kill: def $w0 killed $w0 def $x0
|
|
; CHECK-NEXT: sxtw x8, w0
|
|
; CHECK-NEXT: index z1.b, #0, #1
|
|
; CHECK-NEXT: ptrue p0.b
|
|
; CHECK-NEXT: mov z2.b, w8
|
|
; CHECK-NEXT: cmpeq p0.b, p0/z, z1.b, z2.b
|
|
; CHECK-NEXT: mov w8, #30
|
|
; CHECK-NEXT: mov z0.b, p0/m, w8
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 16 x i8> %a, i8 30, i32 %x
|
|
ret <vscale x 16 x i8> %b
|
|
}
|
|
|
|
|
|
; Redundant lane insert
|
|
define <vscale x 4 x i32> @extract_insert_4xi32(<vscale x 4 x i32> %a) {
|
|
; CHECK-LABEL: extract_insert_4xi32:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: ret
|
|
%b = extractelement <vscale x 4 x i32> %a, i32 2
|
|
%c = insertelement <vscale x 4 x i32> %a, i32 %b, i32 2
|
|
ret <vscale x 4 x i32> %c
|
|
}
|
|
|
|
define <vscale x 8 x i16> @test_lane6_undef_8xi16(i16 %a) {
|
|
; CHECK-LABEL: test_lane6_undef_8xi16:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov w8, #6
|
|
; CHECK-NEXT: index z0.h, #0, #1
|
|
; CHECK-NEXT: mov z1.h, w8
|
|
; CHECK-NEXT: ptrue p0.h
|
|
; CHECK-NEXT: cmpeq p0.h, p0/z, z0.h, z1.h
|
|
; CHECK-NEXT: mov z0.h, p0/m, w0
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 8 x i16> undef, i16 %a, i32 6
|
|
ret <vscale x 8 x i16> %b
|
|
}
|
|
|
|
define <vscale x 16 x i8> @test_lane0_undef_16xi8(i8 %a) {
|
|
; CHECK-LABEL: test_lane0_undef_16xi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: fmov s0, w0
|
|
; CHECK-NEXT: ret
|
|
%b = insertelement <vscale x 16 x i8> undef, i8 %a, i32 0
|
|
ret <vscale x 16 x i8> %b
|
|
}
|
|
|
|
define <vscale x 16 x i8> @test_insert0_of_extract0_16xi8(<vscale x 16 x i8> %a, <vscale x 16 x i8> %b) {
|
|
; CHECK-LABEL: test_insert0_of_extract0_16xi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov z1.b, b1
|
|
; CHECK-NEXT: ptrue p0.b, vl1
|
|
; CHECK-NEXT: fmov w8, s1
|
|
; CHECK-NEXT: mov z0.b, p0/m, w8
|
|
; CHECK-NEXT: ret
|
|
%c = extractelement <vscale x 16 x i8> %b, i32 0
|
|
%d = insertelement <vscale x 16 x i8> %a, i8 %c, i32 0
|
|
ret <vscale x 16 x i8> %d
|
|
}
|
|
|
|
define <vscale x 16 x i8> @test_insert64_of_extract64_16xi8(<vscale x 16 x i8> %a, <vscale x 16 x i8> %b) {
|
|
; CHECK-LABEL: test_insert64_of_extract64_16xi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov w8, #64
|
|
; CHECK-NEXT: index z2.b, #0, #1
|
|
; CHECK-NEXT: ptrue p0.b
|
|
; CHECK-NEXT: whilels p1.b, xzr, x8
|
|
; CHECK-NEXT: mov z3.b, w8
|
|
; CHECK-NEXT: lastb w8, p1, z1.b
|
|
; CHECK-NEXT: cmpeq p0.b, p0/z, z2.b, z3.b
|
|
; CHECK-NEXT: mov z0.b, p0/m, w8
|
|
; CHECK-NEXT: ret
|
|
%c = extractelement <vscale x 16 x i8> %b, i32 64
|
|
%d = insertelement <vscale x 16 x i8> %a, i8 %c, i32 64
|
|
ret <vscale x 16 x i8> %d
|
|
}
|
|
|
|
define <vscale x 16 x i8> @test_insert3_of_extract1_16xi8(<vscale x 16 x i8> %a, <vscale x 16 x i8> %b) {
|
|
; CHECK-LABEL: test_insert3_of_extract1_16xi8:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mov z1.b, z1.b[1]
|
|
; CHECK-NEXT: mov w8, #3
|
|
; CHECK-NEXT: index z2.b, #0, #1
|
|
; CHECK-NEXT: fmov w9, s1
|
|
; CHECK-NEXT: mov z1.b, w8
|
|
; CHECK-NEXT: ptrue p0.b
|
|
; CHECK-NEXT: cmpeq p0.b, p0/z, z2.b, z1.b
|
|
; CHECK-NEXT: mov z0.b, p0/m, w9
|
|
; CHECK-NEXT: ret
|
|
%c = extractelement <vscale x 16 x i8> %b, i32 1
|
|
%d = insertelement <vscale x 16 x i8> %a, i8 %c, i32 3
|
|
ret <vscale x 16 x i8> %d
|
|
}
|