mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 20:12:56 +02:00
aaa3035d45
This option is used when the user wants to avoid emitting double precision FP loads and stores. Double precision FP loads and stores are expanded to single precision instructions after register allocation. llvm-svn: 181718
46 lines
1.4 KiB
LLVM
46 lines
1.4 KiB
LLVM
; RUN: llc -march=mipsel -relocation-model=pic -mno-ldc1-sdc1 < %s | \
|
|
; RUN: FileCheck %s -check-prefix=LE-PIC
|
|
; RUN: llc -march=mipsel -relocation-model=static -mno-ldc1-sdc1 < %s | \
|
|
; RUN: FileCheck %s -check-prefix=LE-STATIC
|
|
; RUN: llc -march=mips -relocation-model=pic -mno-ldc1-sdc1 < %s | \
|
|
; RUN: FileCheck %s -check-prefix=BE-PIC
|
|
; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=CHECK-LDC1-SDC1
|
|
|
|
@g0 = common global double 0.000000e+00, align 8
|
|
|
|
; LE-PIC: test_ldc1:
|
|
; LE-PIC: lwc1 $f0, 0(${{[0-9]+}})
|
|
; LE-PIC: lwc1 $f1, 4(${{[0-9]+}})
|
|
; LE-STATIC: test_ldc1:
|
|
; LE-STATIC: lwc1 $f0, %lo(g0)(${{[0-9]+}})
|
|
; LE-STATIC: lwc1 $f1, %lo(g0+4)(${{[0-9]+}})
|
|
; BE-PIC: test_ldc1:
|
|
; BE-PIC: lwc1 $f1, 0(${{[0-9]+}})
|
|
; BE-PIC: lwc1 $f0, 4(${{[0-9]+}})
|
|
; CHECK-LDC1-SDC1: test_ldc1:
|
|
; CHECK-LDC1-SDC1: ldc1 $f{{[0-9]+}}
|
|
|
|
define double @test_ldc1() {
|
|
entry:
|
|
%0 = load double* @g0, align 8
|
|
ret double %0
|
|
}
|
|
|
|
; LE-PIC: test_sdc1:
|
|
; LE-PIC: swc1 $f12, 0(${{[0-9]+}})
|
|
; LE-PIC: swc1 $f13, 4(${{[0-9]+}})
|
|
; LE-STATIC: test_sdc1:
|
|
; LE-STATIC: swc1 $f12, %lo(g0)(${{[0-9]+}})
|
|
; LE-STATIC: swc1 $f13, %lo(g0+4)(${{[0-9]+}})
|
|
; BE-PIC: test_sdc1:
|
|
; BE-PIC: swc1 $f13, 0(${{[0-9]+}})
|
|
; BE-PIC: swc1 $f12, 4(${{[0-9]+}})
|
|
; CHECK-LDC1-SDC1: test_sdc1:
|
|
; CHECK-LDC1-SDC1: sdc1 $f{{[0-9]+}}
|
|
|
|
define void @test_sdc1(double %a) {
|
|
entry:
|
|
store double %a, double* @g0, align 8
|
|
ret void
|
|
}
|