mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-25 14:02:52 +02:00
ca0f4dc4f0
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. llvm-svn: 209577
33 lines
883 B
LLVM
33 lines
883 B
LLVM
; RUN: llc -mtriple="arm64-apple-ios" < %s | FileCheck %s
|
|
;
|
|
; Check that the dead register definition pass is considering implicit defs.
|
|
; When rematerializing through truncates, the coalescer may produce instructions
|
|
; with dead defs, but live implicit-defs of subregs:
|
|
; E.g. %X1<def, dead> = MOVi64imm 2, %W1<imp-def>; %X1:GPR64, %W1:GPR32
|
|
; These instructions are live, and their definitions should not be rewritten.
|
|
;
|
|
; <rdar://problem/16492408>
|
|
|
|
define void @testcase() {
|
|
; CHECK: testcase:
|
|
; CHECK-NOT: orr xzr, xzr, #0x2
|
|
|
|
bb1:
|
|
%tmp1 = tail call float @ceilf(float 2.000000e+00)
|
|
%tmp2 = fptoui float %tmp1 to i64
|
|
br i1 undef, label %bb2, label %bb3
|
|
|
|
bb2:
|
|
tail call void @foo()
|
|
br label %bb3
|
|
|
|
bb3:
|
|
%tmp3 = trunc i64 %tmp2 to i32
|
|
tail call void @bar(i32 %tmp3)
|
|
ret void
|
|
}
|
|
|
|
declare void @foo()
|
|
declare void @bar(i32)
|
|
declare float @ceilf(float) nounwind readnone
|