mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-29 23:12:55 +01:00
812ee5bc7c
ARM FastISel is currently only enabled for iOS non-Thumb1, and I'm working on enabling it for other targets. As a first step I've fixed some of the tests. Changes to ARM FastISel tests: - Different triples don't generate the same relocations (especially movw/movt versus constant pool loads). Use a regex to allow either. - Mangling is different. Use a regex to allow either. - The reserved registers are sometimes different, so registers get allocated in a different order. Capture the names only where this occurs. - Add -verify-machineinstrs to some tests where it works. It doesn't work everywhere it should yet. - Add -fast-isel-abort to many tests that didn't have it before. - Split out the VarArg test from fast-isel-call.ll into its own test. This simplifies test setup because of --check-prefix. Patch by JF Bastien llvm-svn: 181801
12 lines
436 B
LLVM
12 lines
436 B
LLVM
; RUN: llc -O0 -verify-machineinstrs -fast-isel-abort -optimize-regalloc -regalloc=basic < %s
|
|
; This isn't exactly a useful set of command-line options, but check that it
|
|
; doesn't crash. (It was crashing because a register was getting redefined.)
|
|
|
|
target triple = "thumbv7-apple-macosx10.6.7"
|
|
|
|
define i32 @f(i32* %x) nounwind ssp {
|
|
%y = getelementptr inbounds i32* %x, i32 5000
|
|
%tmp103 = load i32* %y, align 4
|
|
ret i32 %tmp103
|
|
}
|