| .. |
|
intrinsics
|
|
|
|
vect
|
|
|
|
absaddr-store.ll
|
[Hexagon] Fix printing the address operand of S2_storerinewabs
|
2016-04-19 20:20:33 +00:00 |
|
absimm.ll
|
|
|
|
adde.ll
|
[Hexagon] Enable the post-RA scheduler
|
2016-05-26 19:44:28 +00:00 |
|
addh-sext-trunc.ll
|
|
|
|
addh-shifted.ll
|
|
|
|
addh.ll
|
|
|
|
addrmode-indoff.ll
|
|
|
|
alu64.ll
|
|
|
|
always-ext.ll
|
|
|
|
args.ll
|
|
|
|
ashift-left-right.ll
|
|
|
|
Atomics.ll
|
[Hexagon] Handle expansion of cmpxchg
|
2016-06-22 16:07:10 +00:00 |
|
avoid-predspill-calleesaved.ll
|
|
|
|
avoid-predspill.ll
|
|
|
|
barrier-flag.ll
|
|
|
|
base-offset-addr.ll
|
|
|
|
base-offset-post.ll
|
|
|
|
bit-eval.ll
|
|
|
|
bit-extractu-half.ll
|
|
|
|
bit-loop.ll
|
|
|
|
bit-phi.ll
|
|
|
|
bitconvert-vector.ll
|
[Hexagon] Equally-sized vectors are equivalent in ISel (except vNi1)
|
2016-06-27 15:08:22 +00:00 |
|
block-addr.ll
|
[Hexagon] Treat all conditional branches as predicted (not-taken by default)
|
2016-05-09 18:22:07 +00:00 |
|
block-ranges-nodef.ll
|
[Hexagon] Properly close live range in HexagonBlockRanges ---add testcase
|
2016-04-22 17:30:13 +00:00 |
|
branch-non-mbb.ll
|
|
|
|
BranchPredict.ll
|
|
|
|
brev_ld.ll
|
|
|
|
brev_st.ll
|
|
|
|
bugAsmHWloop.ll
|
|
|
|
builtin-prefetch-offset.ll
|
|
|
|
builtin-prefetch.ll
|
|
|
|
calling-conv-2.ll
|
|
|
|
callr-dep-edge.ll
|
[ScheduleDAG] Make sure to process all def operands before any use operands
|
2016-05-10 16:50:30 +00:00 |
|
cext-check.ll
|
[Hexagon] Simplify HexagonInstrInfo::isPredicable
|
2016-05-16 16:56:10 +00:00 |
|
cext-valid-packet1.ll
|
|
|
|
cext-valid-packet2.ll
|
|
|
|
cext.ll
|
|
|
|
cexti16.ll
|
|
|
|
cfi-late.ll
|
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
|
2016-04-15 15:57:41 +00:00 |
|
cfi-offset.ll
|
[Hexagon] Use offsets relative to FP+8 in .cfi_offset instructions
|
2016-05-11 14:53:07 +00:00 |
|
checktabs.ll
|
|
|
|
circ_ld.ll
|
|
|
|
circ_ldd_bug.ll
|
|
|
|
circ_ldw.ll
|
|
|
|
circ_st.ll
|
|
|
|
circ-load-isel.ll
|
[Hexagon] Remove dead nodes from SelectionDAG to avoid cycles
|
2016-05-13 18:48:15 +00:00 |
|
clr_set_toggle.ll
|
|
|
|
cmp_pred2.ll
|
|
|
|
cmp_pred_reg.ll
|
|
|
|
cmp_pred.ll
|
|
|
|
cmp-extend.ll
|
|
|
|
cmp-promote.ll
|
|
|
|
cmp-to-genreg.ll
|
|
|
|
cmp-to-predreg.ll
|
|
|
|
cmp.ll
|
|
|
|
cmpb_pred.ll
|
|
|
|
cmpb-eq.ll
|
|
|
|
combine_ir.ll
|
|
|
|
combine.ll
|
|
|
|
common-gep-basic.ll
|
|
|
|
common-gep-icm.ll
|
|
|
|
compound.ll
|
|
|
|
const64.ll
|
|
|
|
convertdptoint.ll
|
|
|
|
convertdptoll.ll
|
|
|
|
convertsptoint.ll
|
|
|
|
convertsptoll.ll
|
|
|
|
csr-func-usedef.ll
|
[Hexagon] Register save/restore functions do not follow regular conventions
|
2016-04-25 17:49:44 +00:00 |
|
ctlz-cttz-ctpop.ll
|
|
|
|
ctor.ll
|
|
|
|
dadd.ll
|
|
|
|
dmul.ll
|
|
|
|
double.ll
|
|
|
|
doubleconvert-ieee-rnd-near.ll
|
|
|
|
dsub.ll
|
|
|
|
dualstore.ll
|
|
|
|
duplex.ll
|
|
|
|
early-if-conversion-bug1.ll
|
|
|
|
early-if-phi-i1.ll
|
|
|
|
early-if-spare.ll
|
|
|
|
early-if.ll
|
|
|
|
eh_return.ll
|
|
|
|
eliminate-pred-spill.ll
|
|
|
|
expand-condsets-basic.ll
|
|
|
|
expand-condsets-pred-undef.ll
|
[Hexagon] Teach mux expansion how to deal with undef predicates
|
2016-04-22 16:47:01 +00:00 |
|
expand-condsets-rm-segment.ll
|
|
|
|
expand-condsets-undef.ll
|
|
|
|
extload-combine.ll
|
[Hexagon] Expand handling of the small-data/bss section
|
2016-04-21 18:56:45 +00:00 |
|
extract-basic.ll
|
|
|
|
fadd.ll
|
|
|
|
fcmp.ll
|
|
|
|
float.ll
|
|
|
|
floatconvert-ieee-rnd-near.ll
|
|
|
|
fmul.ll
|
|
|
|
frame.ll
|
|
|
|
fsub.ll
|
|
|
|
fusedandshift.ll
|
|
|
|
gp-plus-offset-load.ll
|
|
|
|
gp-plus-offset-store.ll
|
|
|
|
gp-rel.ll
|
|
|
|
hwloop1.ll
|
|
|
|
hwloop2.ll
|
|
|
|
hwloop3.ll
|
|
|
|
hwloop4.ll
|
|
|
|
hwloop5.ll
|
|
|
|
hwloop-cleanup.ll
|
|
|
|
hwloop-const.ll
|
|
|
|
hwloop-crit-edge.ll
|
|
|
|
hwloop-dbg.ll
|
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
|
2016-04-15 15:57:41 +00:00 |
|
hwloop-le.ll
|
|
|
|
hwloop-loop1.ll
|
|
|
|
hwloop-lt1.ll
|
|
|
|
hwloop-lt.ll
|
|
|
|
hwloop-missed.ll
|
|
|
|
hwloop-ne.ll
|
|
|
|
hwloop-ph-deadcode.ll
|
|
|
|
hwloop-pos-ivbump1.ll
|
|
|
|
hwloop-preheader.ll
|
|
|
|
hwloop-range.ll
|
|
|
|
hwloop-recursion.ll
|
|
|
|
hwloop-wrap2.ll
|
|
|
|
hwloop-wrap.ll
|
|
|
|
i1_VarArg.ll
|
|
|
|
i8_VarArg.ll
|
|
|
|
i16_VarArg.ll
|
|
|
|
idxload-with-zero-offset.ll
|
|
|
|
ifcvt-diamond-bad.ll
|
|
|
|
ifcvt-edge-weight.ll
|
|
|
|
indirect-br.ll
|
|
|
|
inline-asm-qv.ll
|
[Hexagon] Recognize "q" and "v" in inline-asm as register constraints
|
2016-05-18 14:34:51 +00:00 |
|
insert4.ll
|
|
|
|
insert-basic.ll
|
|
|
|
lit.local.cfg
|
|
|
|
loadi1-G0.ll
|
|
|
|
loadi1-v4-G0.ll
|
|
|
|
loadi1-v4.ll
|
|
|
|
loadi1.ll
|
|
|
|
macint.ll
|
|
|
|
maxd.ll
|
|
|
|
maxh.ll
|
|
|
|
maxud.ll
|
|
|
|
maxuw.ll
|
|
|
|
maxw.ll
|
|
|
|
mem-fi-add.ll
|
|
|
|
memcpy-likely-aligned.ll
|
|
|
|
memops1.ll
|
|
|
|
memops2.ll
|
|
|
|
memops3.ll
|
|
|
|
memops.ll
|
|
|
|
mind.ll
|
|
|
|
minu-zext-8.ll
|
|
|
|
minu-zext-16.ll
|
|
|
|
minud.ll
|
|
|
|
minuw.ll
|
|
|
|
minw.ll
|
|
|
|
misaligned-access.ll
|
|
|
|
misched-top-rptracker-sync.ll
|
Reset the TopRPTracker's position in ScheduleDAGMILive::initQueues
|
2016-04-28 19:17:44 +00:00 |
|
mpy.ll
|
|
|
|
mux-basic.ll
|
|
|
|
newvaluejump2.ll
|
|
|
|
newvaluejump.ll
|
|
|
|
newvaluestore.ll
|
[Hexagon] Enable the post-RA scheduler
|
2016-05-26 19:44:28 +00:00 |
|
NVJumpCmp.ll
|
|
|
|
opt-addr-mode.ll
|
[Hexagon] Optimize addressing modes for load/store
|
2016-04-29 15:49:13 +00:00 |
|
opt-fabs.ll
|
|
|
|
opt-fneg.ll
|
|
|
|
packetize_cond_inst.ll
|
|
|
|
peephole-op-swap.ll
|
[Hexagon] Fix operand swapping in HexagonPeephole
|
2016-04-19 21:36:24 +00:00 |
|
pic-jumptables.ll
|
|
|
|
pic-local.ll
|
Start using shouldAssumeDSOLocal on Hexagon.
|
2016-06-22 19:09:14 +00:00 |
|
pic-regusage.ll
|
|
|
|
pic-simple.ll
|
|
|
|
pic-static.ll
|
|
|
|
postinc-load.ll
|
|
|
|
postinc-offset.ll
|
|
|
|
postinc-store.ll
|
|
|
|
pred-absolute-store.ll
|
|
|
|
pred-gp.ll
|
|
|
|
pred-instrs.ll
|
|
|
|
predicate-copy.ll
|
|
|
|
predicate-logical.ll
|
|
|
|
predicate-rcmp.ll
|
|
|
|
rdf-copy-undef2.ll
|
[RDF] Handle undefined registers in RDF copy propagation
|
2016-04-28 15:09:19 +00:00 |
|
rdf-copy.ll
|
|
|
|
rdf-dead-loop.ll
|
|
|
|
rdf-inline-asm-fixed.ll
|
[RDF] Improve handling of inline-asm
|
2016-04-28 20:33:33 +00:00 |
|
rdf-inline-asm.ll
|
[RDF] Improve handling of inline-asm
|
2016-04-28 20:33:33 +00:00 |
|
rdf-reset-kills.ll
|
[RDF] Consider register as live if any alias is live
|
2016-04-20 14:33:23 +00:00 |
|
reg-scavengebug-3.ll
|
|
|
|
reg-scavenger-valid-slot.ll
|
When looking for a spill slot in reg scavenger, find one that matches RC
|
2016-05-18 18:16:00 +00:00 |
|
relax.ll
|
|
|
|
remove_lsr.ll
|
|
|
|
remove-endloop.ll
|
|
|
|
restore-single-reg.ll
|
|
|
|
runtime-stkchk.ll
|
|
|
|
sdata-array.ll
|
[Hexagon] Expand handling of the small-data/bss section
|
2016-04-21 18:56:45 +00:00 |
|
sdata-basic.ll
|
[Hexagon] Expand handling of the small-data/bss section
|
2016-04-21 18:56:45 +00:00 |
|
sdr-basic.ll
|
|
|
|
sdr-shr32.ll
|
|
|
|
section_7275.ll
|
[Hexagon] Expand handling of the small-data/bss section
|
2016-04-21 18:56:45 +00:00 |
|
select-instr-align.ll
|
|
|
|
shrink-frame-basic.ll
|
|
|
|
signed_immediates.ll
|
|
|
|
simple_addend.ll
|
|
|
|
simpletailcall.ll
|
|
|
|
split-const32-const64.ll
|
|
|
|
stack-align1.ll
|
|
|
|
stack-align2.ll
|
|
|
|
stack-alloca1.ll
|
|
|
|
stack-alloca2.ll
|
|
|
|
static.ll
|
[Hexagon] Expand handling of the small-data/bss section
|
2016-04-21 18:56:45 +00:00 |
|
store-shift.ll
|
[Hexagon] Add SDAG preprocessing step to expose shifted addressing modes
|
2016-06-22 20:08:27 +00:00 |
|
store-widen-aliased-load.ll
|
|
|
|
store-widen-negv2.ll
|
|
|
|
store-widen-negv.ll
|
|
|
|
store-widen.ll
|
|
|
|
storerinewabs.ll
|
[Hexagon] Fix printing the address operand of S2_storerinewabs
|
2016-04-19 20:20:33 +00:00 |
|
struct_args_large.ll
|
|
|
|
struct_args.ll
|
|
|
|
sube.ll
|
[Hexagon] Enable the post-RA scheduler
|
2016-05-26 19:44:28 +00:00 |
|
tail-call-mem-intrinsics.ll
|
|
|
|
tail-call-trunc.ll
|
|
|
|
tail-dup-subreg-abort.ll
|
|
|
|
tail-dup-subreg-map.ll
|
[Tail duplication] Handle source registers with subregisters
|
2016-04-26 18:36:34 +00:00 |
|
tfr-to-combine.ll
|
|
|
|
tls_pic.ll
|
[Hexagon] Optimize addressing modes for load/store
|
2016-04-29 15:49:13 +00:00 |
|
tls_static.ll
|
[Hexagon] Optimize addressing modes for load/store
|
2016-04-29 15:49:13 +00:00 |
|
union-1.ll
|
|
|
|
usr-ovf-dep.ll
|
|
|
|
v60Intrins.ll
|
[Hexagon] Enable the post-RA scheduler
|
2016-05-26 19:44:28 +00:00 |
|
v60small.ll
|
|
|
|
v60Vasr.ll
|
|
|
|
vaddh.ll
|
|
|
|
validate-offset.ll
|
|
|
|
vec-pred-spill1.ll
|
|
|
|
vector-align.ll
|
|
|
|
vload-postinc-sel.ll
|
[Hexagon] Simplify (+fix) instruction selection for indexed loads/stores
|
2016-06-24 21:27:17 +00:00 |
|
vselect-pseudo.ll
|
[Hexagon] Expand VSelect pseudo instructions
|
2016-05-12 19:16:02 +00:00 |
|
vsplat-isel.ll
|
[Hexagon] Properly handle instruction selection of vsplat intrinsics
|
2016-05-12 17:21:40 +00:00 |
|
zextloadi1.ll
|
[Hexagon] Optimize addressing modes for load/store
|
2016-04-29 15:49:13 +00:00 |
