mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
1ee8ccb61a
I didn't notice any significant changes in the actual checks here; all of these tests already used FileCheck, so a script can batch update them in one shot. This commit is just to show the value of automating this process: We have uniform formatting as opposed to a mish-mash of check structure that changes based on individual prefs and the current fashion. This makes it simpler to update when we find a bug or make an enhancement. llvm-svn: 264457
80 lines
1.7 KiB
LLVM
80 lines
1.7 KiB
LLVM
; NOTE: Assertions have been autogenerated by update_test_checks.py
|
|
; RUN: opt -S -instsimplify < %s | FileCheck %s
|
|
|
|
define i1 @test(i32 %a) {
|
|
; CHECK-LABEL: @test(
|
|
; CHECK: ret i1 false
|
|
;
|
|
%rhs = add i32 %a, -1
|
|
%and = and i32 %a, %rhs
|
|
%res = icmp eq i32 %and, 1
|
|
ret i1 %res
|
|
}
|
|
|
|
define i1 @test2(i32 %a) {
|
|
; CHECK-LABEL: @test2(
|
|
; CHECK: ret i1 false
|
|
;
|
|
%rhs = add i32 %a, 1
|
|
%and = and i32 %a, %rhs
|
|
%res = icmp eq i32 %and, 1
|
|
ret i1 %res
|
|
}
|
|
|
|
define i1 @test3(i32 %a) {
|
|
; CHECK-LABEL: @test3(
|
|
; CHECK: ret i1 false
|
|
;
|
|
%rhs = add i32 %a, 7
|
|
%and = and i32 %a, %rhs
|
|
%res = icmp eq i32 %and, 1
|
|
ret i1 %res
|
|
}
|
|
|
|
@B = external global i32
|
|
declare void @llvm.assume(i1)
|
|
|
|
; Known bits without a constant
|
|
define i1 @test4(i32 %a) {
|
|
; CHECK-LABEL: @test4(
|
|
; CHECK: [[B:%.*]] = load i32, i32* @B
|
|
; CHECK-NEXT: [[B_AND:%.*]] = and i32 [[B]], 1
|
|
; CHECK-NEXT: [[B_CND:%.*]] = icmp eq i32 [[B_AND]], 1
|
|
; CHECK-NEXT: call void @llvm.assume(i1 [[B_CND]])
|
|
; CHECK-NEXT: ret i1 false
|
|
;
|
|
%b = load i32, i32* @B
|
|
%b.and = and i32 %b, 1
|
|
%b.cnd = icmp eq i32 %b.and, 1
|
|
call void @llvm.assume(i1 %b.cnd)
|
|
|
|
%rhs = add i32 %a, %b
|
|
%and = and i32 %a, %rhs
|
|
%res = icmp eq i32 %and, 1
|
|
ret i1 %res
|
|
}
|
|
|
|
; Negative test - even number
|
|
define i1 @test5(i32 %a) {
|
|
; CHECK-LABEL: @test5(
|
|
; CHECK: [[RHS:%.*]] = add i32 %a, 2
|
|
; CHECK-NEXT: [[AND:%.*]] = and i32 %a, [[RHS]]
|
|
; CHECK-NEXT: [[RES:%.*]] = icmp eq i32 [[AND]], 1
|
|
; CHECK-NEXT: ret i1 [[RES]]
|
|
;
|
|
%rhs = add i32 %a, 2
|
|
%and = and i32 %a, %rhs
|
|
%res = icmp eq i32 %and, 1
|
|
ret i1 %res
|
|
}
|
|
|
|
define i1 @test6(i32 %a) {
|
|
; CHECK-LABEL: @test6(
|
|
; CHECK: ret i1 false
|
|
;
|
|
%lhs = add i32 %a, -1
|
|
%and = and i32 %lhs, %a
|
|
%res = icmp eq i32 %and, 1
|
|
ret i1 %res
|
|
}
|