1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/test/MC/Disassembler/ARM
Johnny Chen 583b7cb25e Also need to handle invalid imod values for CPS2p.
rdar://problem/9186136

llvm-svn: 128283
2011-03-25 17:03:12 +00:00
..
arm-tests.txt ADR was added with the wrong encoding for inst{24-21}, and the ARM decoder was fooled. 2011-03-24 20:42:48 +00:00
dg.exp
invalid-CPS2p-arm.txt Also need to handle invalid imod values for CPS2p. 2011-03-25 17:03:12 +00:00
invalid-CPS3p-arm.txt Plug a leak in the arm disassembler and put the tests back. 2011-03-24 21:14:28 +00:00
invalid-VLDMSDB-arm.txt Plug a leak in the arm disassembler and put the tests back. 2011-03-24 21:14:28 +00:00
neon-tests.txt Handle the added VBICiv*i* NEON instructions, too. 2011-03-24 22:04:39 +00:00
thumb-tests.txt Modify the wrong logic in the assert of DisassembleThumb2LdStDual() (the register classes were changed), 2011-03-25 01:09:48 +00:00