1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/lib/Target/Hexagon/MCTargetDesc
Krzysztof Parzyszek 421d04a22a [Hexagon] Separate C8 and USR to avoid unwanted subregister composition
Composing subreg_loreg with subreg_oveflow leads to strange results with
lane masks for register classes with subreg_loreg. In particular, dead
lane detection generates incorrect code.

llvm-svn: 271087
2016-05-28 01:51:16 +00:00
..
CMakeLists.txt
HexagonAsmBackend.cpp [Hexagon] Merging nops in to previous packet rather than always creating a new one. 2016-04-27 21:37:44 +00:00
HexagonBaseInfo.h
HexagonELFObjectWriter.cpp
HexagonFixupKinds.h
HexagonInstPrinter.cpp Fix -Wunused-variable in non-Asserts build 2016-05-19 20:44:22 +00:00
HexagonInstPrinter.h
HexagonMCAsmInfo.cpp [Hexagon] Few fixes for exception handling 2016-04-25 21:05:19 +00:00
HexagonMCAsmInfo.h [NFC] Header cleanup 2016-04-18 09:17:29 +00:00
HexagonMCChecker.cpp [Hexagon] Separate C8 and USR to avoid unwanted subregister composition 2016-05-28 01:51:16 +00:00
HexagonMCChecker.h [NFC] Header cleanup 2016-04-18 09:17:29 +00:00
HexagonMCCodeEmitter.cpp [Hexagon] Handle double-vector registers as new-value producers 2016-04-28 15:54:48 +00:00
HexagonMCCodeEmitter.h
HexagonMCCompound.cpp
HexagonMCDuplexInfo.cpp
HexagonMCELFStreamer.cpp [Hexagon] Fix handling of lcomm directive 2016-04-20 15:54:13 +00:00
HexagonMCELFStreamer.h
HexagonMCExpr.cpp
HexagonMCExpr.h
HexagonMCInstrInfo.cpp [Hexagon] Handle double-vector registers as new-value producers 2016-04-28 15:54:48 +00:00
HexagonMCInstrInfo.h [Hexagon] Handle double-vector registers as new-value producers 2016-04-28 15:54:48 +00:00
HexagonMCShuffler.cpp [scan-build] fix dead store warnings emitted on LLVM Hexagon code base 2016-05-13 13:13:59 +00:00
HexagonMCShuffler.h
HexagonMCTargetDesc.cpp Delete Reloc::Default. 2016-05-18 22:04:49 +00:00
HexagonMCTargetDesc.h
HexagonShuffler.cpp
HexagonShuffler.h
LLVMBuild.txt