mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
ca0f4dc4f0
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. llvm-svn: 209577
233 lines
7.8 KiB
LLVM
233 lines
7.8 KiB
LLVM
; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple | FileCheck %s
|
|
|
|
define <2 x float> @frecps_2s(<2 x float>* %A, <2 x float>* %B) nounwind {
|
|
;CHECK-LABEL: frecps_2s:
|
|
;CHECK: frecps.2s
|
|
%tmp1 = load <2 x float>* %A
|
|
%tmp2 = load <2 x float>* %B
|
|
%tmp3 = call <2 x float> @llvm.aarch64.neon.frecps.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
|
|
ret <2 x float> %tmp3
|
|
}
|
|
|
|
define <4 x float> @frecps_4s(<4 x float>* %A, <4 x float>* %B) nounwind {
|
|
;CHECK-LABEL: frecps_4s:
|
|
;CHECK: frecps.4s
|
|
%tmp1 = load <4 x float>* %A
|
|
%tmp2 = load <4 x float>* %B
|
|
%tmp3 = call <4 x float> @llvm.aarch64.neon.frecps.v4f32(<4 x float> %tmp1, <4 x float> %tmp2)
|
|
ret <4 x float> %tmp3
|
|
}
|
|
|
|
define <2 x double> @frecps_2d(<2 x double>* %A, <2 x double>* %B) nounwind {
|
|
;CHECK-LABEL: frecps_2d:
|
|
;CHECK: frecps.2d
|
|
%tmp1 = load <2 x double>* %A
|
|
%tmp2 = load <2 x double>* %B
|
|
%tmp3 = call <2 x double> @llvm.aarch64.neon.frecps.v2f64(<2 x double> %tmp1, <2 x double> %tmp2)
|
|
ret <2 x double> %tmp3
|
|
}
|
|
|
|
declare <2 x float> @llvm.aarch64.neon.frecps.v2f32(<2 x float>, <2 x float>) nounwind readnone
|
|
declare <4 x float> @llvm.aarch64.neon.frecps.v4f32(<4 x float>, <4 x float>) nounwind readnone
|
|
declare <2 x double> @llvm.aarch64.neon.frecps.v2f64(<2 x double>, <2 x double>) nounwind readnone
|
|
|
|
|
|
define <2 x float> @frsqrts_2s(<2 x float>* %A, <2 x float>* %B) nounwind {
|
|
;CHECK-LABEL: frsqrts_2s:
|
|
;CHECK: frsqrts.2s
|
|
%tmp1 = load <2 x float>* %A
|
|
%tmp2 = load <2 x float>* %B
|
|
%tmp3 = call <2 x float> @llvm.aarch64.neon.frsqrts.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
|
|
ret <2 x float> %tmp3
|
|
}
|
|
|
|
define <4 x float> @frsqrts_4s(<4 x float>* %A, <4 x float>* %B) nounwind {
|
|
;CHECK-LABEL: frsqrts_4s:
|
|
;CHECK: frsqrts.4s
|
|
%tmp1 = load <4 x float>* %A
|
|
%tmp2 = load <4 x float>* %B
|
|
%tmp3 = call <4 x float> @llvm.aarch64.neon.frsqrts.v4f32(<4 x float> %tmp1, <4 x float> %tmp2)
|
|
ret <4 x float> %tmp3
|
|
}
|
|
|
|
define <2 x double> @frsqrts_2d(<2 x double>* %A, <2 x double>* %B) nounwind {
|
|
;CHECK-LABEL: frsqrts_2d:
|
|
;CHECK: frsqrts.2d
|
|
%tmp1 = load <2 x double>* %A
|
|
%tmp2 = load <2 x double>* %B
|
|
%tmp3 = call <2 x double> @llvm.aarch64.neon.frsqrts.v2f64(<2 x double> %tmp1, <2 x double> %tmp2)
|
|
ret <2 x double> %tmp3
|
|
}
|
|
|
|
declare <2 x float> @llvm.aarch64.neon.frsqrts.v2f32(<2 x float>, <2 x float>) nounwind readnone
|
|
declare <4 x float> @llvm.aarch64.neon.frsqrts.v4f32(<4 x float>, <4 x float>) nounwind readnone
|
|
declare <2 x double> @llvm.aarch64.neon.frsqrts.v2f64(<2 x double>, <2 x double>) nounwind readnone
|
|
|
|
define <2 x float> @frecpe_2s(<2 x float>* %A) nounwind {
|
|
;CHECK-LABEL: frecpe_2s:
|
|
;CHECK: frecpe.2s
|
|
%tmp1 = load <2 x float>* %A
|
|
%tmp3 = call <2 x float> @llvm.aarch64.neon.frecpe.v2f32(<2 x float> %tmp1)
|
|
ret <2 x float> %tmp3
|
|
}
|
|
|
|
define <4 x float> @frecpe_4s(<4 x float>* %A) nounwind {
|
|
;CHECK-LABEL: frecpe_4s:
|
|
;CHECK: frecpe.4s
|
|
%tmp1 = load <4 x float>* %A
|
|
%tmp3 = call <4 x float> @llvm.aarch64.neon.frecpe.v4f32(<4 x float> %tmp1)
|
|
ret <4 x float> %tmp3
|
|
}
|
|
|
|
define <2 x double> @frecpe_2d(<2 x double>* %A) nounwind {
|
|
;CHECK-LABEL: frecpe_2d:
|
|
;CHECK: frecpe.2d
|
|
%tmp1 = load <2 x double>* %A
|
|
%tmp3 = call <2 x double> @llvm.aarch64.neon.frecpe.v2f64(<2 x double> %tmp1)
|
|
ret <2 x double> %tmp3
|
|
}
|
|
|
|
define float @frecpe_s(float* %A) nounwind {
|
|
;CHECK-LABEL: frecpe_s:
|
|
;CHECK: frecpe s0, {{s[0-9]+}}
|
|
%tmp1 = load float* %A
|
|
%tmp3 = call float @llvm.aarch64.neon.frecpe.f32(float %tmp1)
|
|
ret float %tmp3
|
|
}
|
|
|
|
define double @frecpe_d(double* %A) nounwind {
|
|
;CHECK-LABEL: frecpe_d:
|
|
;CHECK: frecpe d0, {{d[0-9]+}}
|
|
%tmp1 = load double* %A
|
|
%tmp3 = call double @llvm.aarch64.neon.frecpe.f64(double %tmp1)
|
|
ret double %tmp3
|
|
}
|
|
|
|
declare <2 x float> @llvm.aarch64.neon.frecpe.v2f32(<2 x float>) nounwind readnone
|
|
declare <4 x float> @llvm.aarch64.neon.frecpe.v4f32(<4 x float>) nounwind readnone
|
|
declare <2 x double> @llvm.aarch64.neon.frecpe.v2f64(<2 x double>) nounwind readnone
|
|
declare float @llvm.aarch64.neon.frecpe.f32(float) nounwind readnone
|
|
declare double @llvm.aarch64.neon.frecpe.f64(double) nounwind readnone
|
|
|
|
define float @frecpx_s(float* %A) nounwind {
|
|
;CHECK-LABEL: frecpx_s:
|
|
;CHECK: frecpx s0, {{s[0-9]+}}
|
|
%tmp1 = load float* %A
|
|
%tmp3 = call float @llvm.aarch64.neon.frecpx.f32(float %tmp1)
|
|
ret float %tmp3
|
|
}
|
|
|
|
define double @frecpx_d(double* %A) nounwind {
|
|
;CHECK-LABEL: frecpx_d:
|
|
;CHECK: frecpx d0, {{d[0-9]+}}
|
|
%tmp1 = load double* %A
|
|
%tmp3 = call double @llvm.aarch64.neon.frecpx.f64(double %tmp1)
|
|
ret double %tmp3
|
|
}
|
|
|
|
declare float @llvm.aarch64.neon.frecpx.f32(float) nounwind readnone
|
|
declare double @llvm.aarch64.neon.frecpx.f64(double) nounwind readnone
|
|
|
|
define <2 x float> @frsqrte_2s(<2 x float>* %A) nounwind {
|
|
;CHECK-LABEL: frsqrte_2s:
|
|
;CHECK: frsqrte.2s
|
|
%tmp1 = load <2 x float>* %A
|
|
%tmp3 = call <2 x float> @llvm.aarch64.neon.frsqrte.v2f32(<2 x float> %tmp1)
|
|
ret <2 x float> %tmp3
|
|
}
|
|
|
|
define <4 x float> @frsqrte_4s(<4 x float>* %A) nounwind {
|
|
;CHECK-LABEL: frsqrte_4s:
|
|
;CHECK: frsqrte.4s
|
|
%tmp1 = load <4 x float>* %A
|
|
%tmp3 = call <4 x float> @llvm.aarch64.neon.frsqrte.v4f32(<4 x float> %tmp1)
|
|
ret <4 x float> %tmp3
|
|
}
|
|
|
|
define <2 x double> @frsqrte_2d(<2 x double>* %A) nounwind {
|
|
;CHECK-LABEL: frsqrte_2d:
|
|
;CHECK: frsqrte.2d
|
|
%tmp1 = load <2 x double>* %A
|
|
%tmp3 = call <2 x double> @llvm.aarch64.neon.frsqrte.v2f64(<2 x double> %tmp1)
|
|
ret <2 x double> %tmp3
|
|
}
|
|
|
|
define float @frsqrte_s(float* %A) nounwind {
|
|
;CHECK-LABEL: frsqrte_s:
|
|
;CHECK: frsqrte s0, {{s[0-9]+}}
|
|
%tmp1 = load float* %A
|
|
%tmp3 = call float @llvm.aarch64.neon.frsqrte.f32(float %tmp1)
|
|
ret float %tmp3
|
|
}
|
|
|
|
define double @frsqrte_d(double* %A) nounwind {
|
|
;CHECK-LABEL: frsqrte_d:
|
|
;CHECK: frsqrte d0, {{d[0-9]+}}
|
|
%tmp1 = load double* %A
|
|
%tmp3 = call double @llvm.aarch64.neon.frsqrte.f64(double %tmp1)
|
|
ret double %tmp3
|
|
}
|
|
|
|
declare <2 x float> @llvm.aarch64.neon.frsqrte.v2f32(<2 x float>) nounwind readnone
|
|
declare <4 x float> @llvm.aarch64.neon.frsqrte.v4f32(<4 x float>) nounwind readnone
|
|
declare <2 x double> @llvm.aarch64.neon.frsqrte.v2f64(<2 x double>) nounwind readnone
|
|
declare float @llvm.aarch64.neon.frsqrte.f32(float) nounwind readnone
|
|
declare double @llvm.aarch64.neon.frsqrte.f64(double) nounwind readnone
|
|
|
|
define <2 x i32> @urecpe_2s(<2 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: urecpe_2s:
|
|
;CHECK: urecpe.2s
|
|
%tmp1 = load <2 x i32>* %A
|
|
%tmp3 = call <2 x i32> @llvm.aarch64.neon.urecpe.v2i32(<2 x i32> %tmp1)
|
|
ret <2 x i32> %tmp3
|
|
}
|
|
|
|
define <4 x i32> @urecpe_4s(<4 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: urecpe_4s:
|
|
;CHECK: urecpe.4s
|
|
%tmp1 = load <4 x i32>* %A
|
|
%tmp3 = call <4 x i32> @llvm.aarch64.neon.urecpe.v4i32(<4 x i32> %tmp1)
|
|
ret <4 x i32> %tmp3
|
|
}
|
|
|
|
declare <2 x i32> @llvm.aarch64.neon.urecpe.v2i32(<2 x i32>) nounwind readnone
|
|
declare <4 x i32> @llvm.aarch64.neon.urecpe.v4i32(<4 x i32>) nounwind readnone
|
|
|
|
define <2 x i32> @ursqrte_2s(<2 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: ursqrte_2s:
|
|
;CHECK: ursqrte.2s
|
|
%tmp1 = load <2 x i32>* %A
|
|
%tmp3 = call <2 x i32> @llvm.aarch64.neon.ursqrte.v2i32(<2 x i32> %tmp1)
|
|
ret <2 x i32> %tmp3
|
|
}
|
|
|
|
define <4 x i32> @ursqrte_4s(<4 x i32>* %A) nounwind {
|
|
;CHECK-LABEL: ursqrte_4s:
|
|
;CHECK: ursqrte.4s
|
|
%tmp1 = load <4 x i32>* %A
|
|
%tmp3 = call <4 x i32> @llvm.aarch64.neon.ursqrte.v4i32(<4 x i32> %tmp1)
|
|
ret <4 x i32> %tmp3
|
|
}
|
|
|
|
declare <2 x i32> @llvm.aarch64.neon.ursqrte.v2i32(<2 x i32>) nounwind readnone
|
|
declare <4 x i32> @llvm.aarch64.neon.ursqrte.v4i32(<4 x i32>) nounwind readnone
|
|
|
|
define float @f1(float %a, float %b) nounwind readnone optsize ssp {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: frsqrts s0, s0, s1
|
|
; CHECK-NEXT: ret
|
|
%vrsqrtss.i = tail call float @llvm.aarch64.neon.frsqrts.f32(float %a, float %b) nounwind
|
|
ret float %vrsqrtss.i
|
|
}
|
|
|
|
define double @f2(double %a, double %b) nounwind readnone optsize ssp {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: frsqrts d0, d0, d1
|
|
; CHECK-NEXT: ret
|
|
%vrsqrtsd.i = tail call double @llvm.aarch64.neon.frsqrts.f64(double %a, double %b) nounwind
|
|
ret double %vrsqrtsd.i
|
|
}
|
|
|
|
declare double @llvm.aarch64.neon.frsqrts.f64(double, double) nounwind readnone
|
|
declare float @llvm.aarch64.neon.frsqrts.f32(float, float) nounwind readnone
|