mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
f56c09c87f
If a resource can be held for multiple cycles in the schedule model then an instruction can be placed into the available queue, another instruction can be scheduled, but the first will not be taken back out if the two instructions hazard. To fix this make sure that we update the available queue even on the first MOp of a cycle, pushing available instructions back into the pending queue if they now conflict. This happens with some downstream schedules we have around MVE instruction scheduling where we use ResourceCycles=[2] to show the instruction executing over two beats. Apparently the test changes here are OK too. Differential Revision: https://reviews.llvm.org/D76909
122 lines
4.5 KiB
LLVM
122 lines
4.5 KiB
LLVM
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr8 < %s | FileCheck %s -check-prefix=PPC64-P8
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr7 < %s | FileCheck %s -check-prefix=PPC64
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr8 < %s | FileCheck %s -check-prefix=PPC64-P8
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 < %s | FileCheck %s -check-prefix=PPC64
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc-unknown-linux-gnu < %s | FileCheck %s -check-prefix=PPC32
|
|
|
|
define i128 @test_abs(ppc_fp128 %x) nounwind {
|
|
entry:
|
|
; PPC64-LABEL: test_abs:
|
|
; PPC64-DAG: stfd 2, [[OFFSET_HI:-?[0-9]+]]([[SP:[0-9]+]])
|
|
; PPC64-DAG: stfd 1, [[OFFSET_LO:-?[0-9]+]]([[SP]])
|
|
; PPC64-DAG: ld [[HI:[0-9]+]], [[OFFSET_LO]]([[SP]])
|
|
; PPC64-DAG: ld [[LO:[0-9]+]], [[OFFSET_HI]]([[SP]])
|
|
; PPC64-DAG: rldicr [[FLIP_BIT:[0-9]+]], [[HI]], 0, 0
|
|
; PPC64-DAG: xor 3, [[HI]], [[FLIP_BIT]]
|
|
; PPC64-DAG: xor 4, [[LO]], [[FLIP_BIT]]
|
|
; PPC64: blr
|
|
|
|
; PPC64-P8-LABEL: test_abs:
|
|
; PPC64-P8-DAG: mffprd [[LO:[0-9]+]], 2
|
|
; PPC64-P8-DAG: mffprd [[HI:[0-9]+]], 1
|
|
; PPC64-P8-DAG: rldicr [[FLIP_BIT:[0-9]+]], [[HI]], 0, 0
|
|
; PPC64-P8-DAG: xor 3, [[HI]], [[FLIP_BIT]]
|
|
; PPC64-P8-DAG: xor 4, [[LO]], [[FLIP_BIT]]
|
|
; PPC64-P8: blr
|
|
|
|
; PPC32-DAG: stfd 1, 24(1)
|
|
; PPC32-DAG: stfd 2, 16(1)
|
|
; PPC32-DAG: lwz [[HI0:[0-9]+]], 24(1)
|
|
; PPC32-DAG: lwz [[LO0:[0-9]+]], 16(1)
|
|
; PPC32: rlwinm [[FLIP_BIT:[0-9]+]], [[HI0]], 0, 0, 0
|
|
; PPC32-DAG: lwz [[HI1:[0-9]+]], 28(1)
|
|
; PPC32-DAG: lwz [[LO1:[0-9]+]], 20(1)
|
|
; PPC32-DAG: xor [[HI0]], [[HI0]], [[FLIP_BIT]]
|
|
; PPC32-DAG: xor [[LO0]], [[LO0]], [[FLIP_BIT]]
|
|
; PPC32: blr
|
|
%0 = tail call ppc_fp128 @llvm.fabs.ppcf128(ppc_fp128 %x)
|
|
%1 = bitcast ppc_fp128 %0 to i128
|
|
ret i128 %1
|
|
}
|
|
|
|
define i128 @test_neg(ppc_fp128 %x) nounwind {
|
|
entry:
|
|
; PPC64-LABEL: test_neg:
|
|
; PPC64-DAG: stfd 2, [[OFFSET_HI:-?[0-9]+]]([[SP:[0-9]+]])
|
|
; PPC64-DAG: stfd 1, [[OFFSET_LO:-?[0-9]+]]([[SP]])
|
|
; PPC64-DAG: li [[FLIP_BIT:[0-9]+]], 1
|
|
; PPC64-DAG: sldi [[FLIP_BIT]], [[FLIP_BIT]], 63
|
|
; PPC64-DAG: ld [[HI:[0-9]+]], [[OFFSET_LO]]([[SP]])
|
|
; PPC64-DAG: ld [[LO:[0-9]+]], [[OFFSET_HI]]([[SP]])
|
|
; PPC64-NOT: BARRIER
|
|
; PPC64-DAG: xor 3, [[HI]], [[FLIP_BIT]]
|
|
; PPC64-DAG: xor 4, [[LO]], [[FLIP_BIT]]
|
|
; PPC64: blr
|
|
|
|
; PPC64-P8-LABEL: test_neg:
|
|
; PPC64-P8-DAG: mffprd [[LO:[0-9]+]], 2
|
|
; PPC64-P8-DAG: mffprd [[HI:[0-9]+]], 1
|
|
; PPC64-P8-DAG: li [[IMM1:[0-9]+]], 1
|
|
; PPC64-P8-DAG: sldi [[FLIP_BIT:[0-9]+]], [[IMM1]], 63
|
|
; PPC64-P8-NOT: BARRIER
|
|
; PPC64-P8-DAG: xor 3, [[HI]], [[FLIP_BIT]]
|
|
; PPC64-P8-DAG: xor 4, [[LO]], [[FLIP_BIT]]
|
|
; PPC64-P8: blr
|
|
|
|
; PPC32-DAG: stfd 1, 24(1)
|
|
; PPC32-DAG: stfd 2, 16(1)
|
|
; PPC32-DAG: lwz [[HI0:[0-9]+]], 24(1)
|
|
; PPC32-DAG: lwz [[LO0:[0-9]+]], 16(1)
|
|
; PPC32-DAG: lwz [[HI1:[0-9]+]], 28(1)
|
|
; PPC32-NOT: BARRIER
|
|
; PPC32-DAG: xoris [[HI0]], [[HI0]], 32768
|
|
; PPC32-DAG: lwz [[LO1:[0-9]+]], 20(1)
|
|
; PPC32-DAG: xoris [[LO0]], [[LO0]], 32768
|
|
; PPC32: blr
|
|
%0 = fsub ppc_fp128 0xM80000000000000000000000000000000, %x
|
|
%1 = bitcast ppc_fp128 %0 to i128
|
|
ret i128 %1
|
|
}
|
|
|
|
define i128 @test_copysign(ppc_fp128 %x) nounwind {
|
|
entry:
|
|
; PPC64-LABEL: test_copysign:
|
|
; PPC64-DAG: stfd 1, [[OFFSET:-?[0-9]+]](1)
|
|
; PPC64-DAG: li [[HI_TMP:[0-9]+]], 16399
|
|
; PPC64-DAG: li [[LO_TMP:[0-9]+]], 3019
|
|
; PPC64-NOT: BARRIER
|
|
; PPC64-DAG: sldi [[CST_HI:[0-9]+]], [[HI_TMP]], 48
|
|
; PPC64-DAG: sldi [[CST_LO:[0-9]+]], [[LO_TMP]], 52
|
|
; PPC64-DAG: ld [[X_HI:[0-9]+]], [[OFFSET]](1)
|
|
; PPC64-DAG: rldicr [[NEW_HI_TMP:[0-9]+]], [[X_HI]], 0, 0
|
|
; PPC64-DAG: or 3, [[NEW_HI_TMP]], [[CST_HI]]
|
|
; PPC64-DAG: xor 4, [[NEW_HI_TMP]], [[CST_LO]]
|
|
; PPC64: blr
|
|
|
|
; PPC64-P8-LABEL: test_copysign:
|
|
; PPC64-P8-DAG: mffprd [[X_HI:[0-9]+]], 1
|
|
; PPC64-P8-DAG: li [[HI_TMP:[0-9]+]], 16399
|
|
; PPC64-P8-DAG: li [[LO_TMP:[0-9]+]], 3019
|
|
; PPC64-P8-NOT: BARRIER
|
|
; PPC64-P8-DAG: sldi [[CST_HI:[0-9]+]], [[HI_TMP]], 48
|
|
; PPC64-P8-DAG: sldi [[CST_LO:[0-9]+]], [[LO_TMP]], 52
|
|
; PPC64-P8-DAG: rldicr [[NEW_HI_TMP:[0-9]+]], [[X_HI]], 0, 0
|
|
; PPC64-P8-DAG: or 3, [[NEW_HI_TMP]], [[CST_HI]]
|
|
; PPC64-P8-DAG: xor 4, [[NEW_HI_TMP]], [[CST_LO]]
|
|
; PPC64-P8: blr
|
|
|
|
; PPC32: stfd 1, [[STACK:[0-9]+]](1)
|
|
; PPC32: lwz [[HI:[0-9]+]], [[STACK]](1)
|
|
; PPC32: rlwinm [[FLIP_BIT:[0-9]+]], [[HI]], 0, 0, 0
|
|
; PPC32-NOT: BARRIER
|
|
; PPC32-DAG: oris {{[0-9]+}}, [[FLIP_BIT]], 16399
|
|
; PPC32-DAG: xoris {{[0-9]+}}, [[FLIP_BIT]], 48304
|
|
; PPC32: blr
|
|
%0 = tail call ppc_fp128 @llvm.copysign.ppcf128(ppc_fp128 0xM400F000000000000BCB0000000000000, ppc_fp128 %x)
|
|
%1 = bitcast ppc_fp128 %0 to i128
|
|
ret i128 %1
|
|
}
|
|
|
|
declare ppc_fp128 @llvm.fabs.ppcf128(ppc_fp128)
|
|
declare ppc_fp128 @llvm.copysign.ppcf128(ppc_fp128, ppc_fp128)
|