mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
4cf61e5269
Summary: The bug was that dextu's operand 3 would print 0-31 instead of 32-63 when printing assembly. This came up when replacing MipsInstPrinter::printUnsignedImm() with a version that could handle arbitrary bit widths. MipsAsmPrinter::printUnsignedImm*() don't seem to be used so they have been removed. Reviewers: vkalintiris Subscribers: dsanders, llvm-commits Differential Revision: http://reviews.llvm.org/D15521 llvm-svn: 262231
13 lines
830 B
ArmAsm
13 lines
830 B
ArmAsm
# Instructions that are correctly rejected but emit a wrong or misleading error.
|
|
# RUN: not llvm-mc %s -triple=mips -show-encoding -mattr=micromips 2>%t1
|
|
# RUN: FileCheck %s < %t1
|
|
|
|
# The 20-bit immediate supported by the standard encodings cause us to emit
|
|
# the diagnostic for the 20-bit form. This isn't exactly wrong but it is
|
|
# misleading. Ideally, we'd emit every way to achieve a valid match instead
|
|
# of picking only one.
|
|
sdbbp -1 # CHECK: :[[@LINE]]:9: error: expected 20-bit unsigned immediate
|
|
sdbbp 1024 # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not currently enabled
|
|
syscall -1 # CHECK: :[[@LINE]]:11: error: expected 20-bit unsigned immediate
|
|
syscall 1024 # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not currently enabled
|