Simon Pilgrim b05b7fd391 [X86][AVX] Fold store(extract_element(vtrunc)) to truncated store ...

Add handling for storing the extracted lower (truncated bits) element from a X86ISD::VTRUNC node - this can be lowered to a generic truncated store directly.

Differential Revision: https://reviews.llvm.org/D86158

2020-08-19 11:10:20 +01:00

..

AArch64

[SVE][CodeGen] Fix scalable vector issues in DAGTypeLegalizer::GenWidenVectorLoads

2020-08-19 07:54:32 +01:00

AMDGPU

Revert "[AMDGPU] Support disassembly for AMDGPU kernel descriptors"

2020-08-19 13:12:29 +05:30

ARC

[ARC] Fix CodeGen/ARC/brcc.ll

2020-08-15 19:33:35 -07:00

ARM

Revert "[BPI] Improve static heuristics for integer comparisons"

2020-08-17 20:44:33 +02:00

AVR

…

BPF

BPF: add a SimplifyCFG IR pass during generic Scalar/IPO optimization

2020-08-06 13:16:00 -07:00

Generic

[Tests] Be consistent w/definition of statepoint-example

2020-08-14 20:45:48 -07:00

Hexagon

Revert "[BPI] Improve static heuristics for integer comparisons"

2020-08-17 20:44:33 +02:00

Inputs

…

Lanai

…

Mips

Revert "[BPI] Improve static heuristics for integer comparisons"

2020-08-17 20:44:33 +02:00

MIR

AMDGPU: Serialize MFI spill fields

2020-07-28 20:01:57 -04:00

MSP430

…

NVPTX

[NVPTX] Fix typo in lit test

2020-08-17 16:02:11 -04:00

PowerPC

[XCOFF] emit .rename for .lcomm when necessary

2020-08-18 15:32:45 +00:00

RISCV

Revert "[BPI] Improve static heuristics for integer comparisons"

2020-08-17 20:44:33 +02:00

SPARC

…

SystemZ

Revert "[BPI] Improve static heuristics for integer comparisons"

2020-08-17 20:44:33 +02:00

Thumb

…

Thumb2

[ARM] Allow tail predication of VLDn

2020-08-18 17:15:45 +01:00

VE

[VE] Support f128

2020-08-17 17:26:52 +09:00

WebAssembly

[WebAssembly] Fix FastISel address calculation bug

2020-08-08 15:23:11 -07:00

WinCFGuard

…

WinEH

…

X86

[X86][AVX] Fold store(extract_element(vtrunc)) to truncated store

2020-08-19 11:10:20 +01:00

XCore

…