1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 13:33:37 +02:00
llvm-mirror/lib/Target/Mips/MCTargetDesc
Daniel Sanders b1311110b0 [mips] In the integrated assembler, select the default feature bits by changing the CPU value.
This is consistent with the way CodeGen acheives this. However, CodeGen
always selects mips32 (even when the architecture is mips64).

llvm-svn: 201694
2014-02-19 16:13:26 +00:00
..
CMakeLists.txt [mips] Implement %hi(sym1 - sym2) and %lo(sym1 - sym2) expressions 2014-02-04 18:41:57 +00:00
LLVMBuild.txt
Makefile
MipsAsmBackend.cpp Re-sort all of the includes with ./utils/sort_includes.py so that 2014-01-07 11:48:04 +00:00
MipsBaseInfo.h
MipsELFObjectWriter.cpp Support for microMIPS TLS relocations. 2013-12-19 16:02:32 +00:00
MipsFixupKinds.h Support for microMIPS TLS relocations. 2013-12-19 16:02:32 +00:00
MipsMCAsmInfo.cpp Add a MCAsmInfoELF class and factor some code into it. 2013-10-16 01:34:32 +00:00
MipsMCAsmInfo.h Add a MCAsmInfoELF class and factor some code into it. 2013-10-16 01:34:32 +00:00
MipsMCCodeEmitter.cpp [mips] Implement %hi(sym1 - sym2) and %lo(sym1 - sym2) expressions 2014-02-04 18:41:57 +00:00
MipsMCExpr.cpp [mips] Implement %hi(sym1 - sym2) and %lo(sym1 - sym2) expressions 2014-02-04 18:41:57 +00:00
MipsMCExpr.h [mips] Implement %hi(sym1 - sym2) and %lo(sym1 - sym2) expressions 2014-02-04 18:41:57 +00:00
MipsMCTargetDesc.cpp [mips] In the integrated assembler, select the default feature bits by changing the CPU value. 2014-02-19 16:13:26 +00:00
MipsMCTargetDesc.h Generate compact unwind encoding from CFI directives. 2013-09-09 02:37:14 +00:00
MipsTargetStreamer.cpp Remove another hasRawTextSupport. 2014-01-31 23:10:26 +00:00